SCES390E - MARCH 2002 - REVISED DECEMBER 2002

DGG OR DGV PACKAGE

(TOP VIEW)

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t_{pd} of 2 ns at 1.8 V
- Low Power Consumption, 20-μA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC16240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

48 20E 10E 1Y1 🛮 2 47 1 1A1 1Y2 ∏ 3 46 1 1A2 GND 4 45 GND 1Y3 🛮 5 44 **∏** 1A3 1Y4 6 43 1 1A4 42 V_{CC} V_{CC} **Ц** 7 2Y1 🛮 8 41 2A1 2Y2 🛮 9 40 2A2 GND 10 39 GND 2Y3 [38 II 2A3 11 2Y4 12 37 2A4 3Y1 13 36 3A1 3Y2 14 35 3A2 GND II 15 34 GND 3Y3 🛮 16 33 3A3 3Ү4 П 17 32 3A4 V_{CC} 18 31 V_{CC} 4Y1 19 30 4A1 4Y2 20 29 AA2 GND 21 28 GND 4Y3 22 27 4A3 26 4A4 4Y4 **∏** 23 25 3OE 4OE 24

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides inverting outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PACKAC	3E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUC16240DGGR	AUC16240
–40°C to 85°C	TVSOP - DGV	Tape and reel	SN74AUC16240DGVR	MH240
	VFBGA – GQL	Tape and reel	SN74AUC16240GQLR	MH240

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



GQL PACKAGE (TOP VIEW)

		1	2	3	4	5	6	
Α	$\left(\right.$		\bigcirc					
В			\bigcirc					
D		_	$\ddot{\circ}$	_	_	_	_	
Е		_	\bigcirc			_	_	
F		_	\bigcirc			_	_	
G			\bigcirc					
J			\mathcal{O}					
K			$\ddot{\circ}$					

terminal assignments


	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	2 <mark>OE</mark>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	Vcc	Vcc	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2		_	3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	VCC	VCC	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	40E	NC	NC	NC	NC	3OE

NC - No internal connection

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
Н	X	Z

logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	or power-off state, V _O
(see Note 1)	–0.5 V to 3.6 V
Output voltage range, V _O (see Note 1)	
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	age 70°C/W
DGV packa	age 58°C/W
GQL packa	ige 42°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74AUC16240 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES390E - MARCH 2002 - REVISED DECEMBER 2002

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	Vcc		
V_{IH}	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	0.65 × V _{CC}		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V _{CC} = 0.8 V		0	
V_{IL}	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
٧ _I	Input voltage		0	3.6	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
lOH	High-level output current	V _{CC} = 1.4 V		-5	mA
		V _{CC} = 1.65 V		-8	
		V _{CC} = 2.3 V		-9	
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
loL	Low-level output current	V _{CC} = 1.4 V		5	mA
		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	
		V _{CC} = 0.8 V, 1.3 V		20	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.6 V, 1.95 V		10	ns/V
		V _{CC} = 2.7 V		5	
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc}	MIN	TYP [†]	MAX	UNIT
	$I_{OH} = -100 \mu\text{A}$	0.8 V to 2.7 V	V _{CC} -0.1			
	$I_{OH} = -0.7 \text{ mA}$	0.8 V		0.55		
V _{OH}	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8			V
	$I_{OH} = -5 \text{ mA}$	1.4 V	1			V
	I _{OH} = -8 mA	1.65 V	1.2			
	I _{OH} = −9 mA	2.3 V	1.8			
	$I_{OL} = 100 \mu\text{A}$	0.8 V to 2.7 V			0.2	
	$I_{OL} = 0.7 \text{ mA}$	0.8 V	0.25			
Mar.	$I_{OL} = 3 \text{ mA}$	1.1 V			0.3	V
VOL	$I_{OL} = 5 \text{ mA}$	1.4 V			0.4	V
	$I_{OL} = 8 \text{ mA}$	_ = 8 mA 1.65 V			0.45	
	I _{OL} = 9 mA	2.3 V			0.6	
I _I A or OE inputs	$V_I = V_{CC}$ or GND	0 to 2.7 V			±5	μΑ
loff	V_I or $V_O = 2.7 V$	0			±10	μΑ
loz	$V_O = V_{CC}$ or GND	2.7 V			±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	0.8 V to 2.7 V			20	μΑ
Ci	$V_I = V_{CC}$ or GND	2.5 V		3	4	pF
Co	$V_O = V_{CC}$ or GND	2.5 V		5.5	6	pF

[†] All typical values are at $T_A = 25$ °C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER FROM (INPUT)	_	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} =		V _{CC} =	: 1.5 V 1 V	_	C = 1.8		V _{CC} =		UNIT
	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	unit ns ns	
^t pd	А	Υ	5.9	0.9	2.6	0.7	1.8	0.6	1.4	2	0.4	1.6	ns
t _{en}	ŌĒ	Υ	7.9	1.2	3.8	0.8	2.5	0.7	1.5	2.5	0.7	2	ns
^t dis	ŌĒ	Υ	9.3	2.1	6	1.5	4.8	1.8	2.7	4.5	0.6	2.3	ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETE	R	TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
	Power	Outputs enabled		24	24	25	26	30	
C _{pd}	dissipation capacitance	Outputs disabled	f = 10 MHz	2	2	2	3	4	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND

V _{CC}	CL	RL	$v_{\scriptscriptstyle\Delta}$
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpZL and tpZH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AUC16240DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUC16240
SN74AUC16240DGGR.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUC16240
SN74AUC16240DGVR	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MH240
SN74AUC16240DGVR.B	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MH240

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC16240DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AUC16240DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC16240DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AUC16240DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated