www.ti.com

SN74ALVCH162344 1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES085I-AUGUST 1996-REVISED OCTOBER 2004

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 4.4 ns at 3.3 V
- ±12-mA Output Drive at 3.3 V
- Output Ports Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17

DESCRIPTION/ORDERING INFORMATION

This 1-bit to 4-bit address driver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74ALVCH162344 is used in applications in which four separate memory locations must be addressed by a single address.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, the output-enable (\overline{OE}) inputs should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

			1 1			
OE1	1		\cup	56	þ	OE4
1B1	12	2		55	þ	8B1
1B2	3	3		54	b	8B2
GND	4	Ļ		53	b	GND
1B3	5	5		52	b	8B3
1B4	6	6		51	b	8B4
V _{CC}	7	7		50	þ	V_{CC}
1A	8	3		49	þ	8A
2B1	9)		48	þ	7B1
2B2	1	0		47	þ	7B2
GND	1	1		46	þ	GND
2B3	1	2		45	þ	7B3
2B4	1	3		44		7B4
2A	1	4		43	þ	7A
ЗА	1	5		42		6A
3B1	1	6		41		6B1
3B2	1	7		40	þ	6B2
GND	1	8		39	þ	GND
3B3	1	9		38		6B3
3B4	2	20		37	1	6B4
4A	2	21		36		5A
Vcc	2	22		35		V_{CC}
4B1	2	23		34		5B1
4B2	2	24		33	þ	5B2
GND]2	25		32		GND
4B3]2	26		31		5B3
4B4]2	27		30		5B4
OE2]2	28		29		OE3

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
			SN74ALVCH162344DL	ALVCH162344	
4000 to 0500	SSOP - DL	Tape and reel	SN74ALVCH162344DLR	ALVCH 102344	
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCH162344GR	ALVCH162344	
	TVSOP - DGV	Tape and reel	SN74ALVCH162344VR	VH2344	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCES085I-AUGUST 1996-REVISED OCTOBER 2004




A-TO-B FUNCTION TABLE

INPL	JTS	OUTPUT
ŌĒ	Α	Bn
L	Н	Н
L	L	L
Н	X	Z



LOGIC DIAGRAM (POSITIVE LOGIC)



SN74ALVCH162344 1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES085I-AUGUST 1996-REVISED OCTOBER 2004



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	4.6	V	
V_{I}	Input voltage range (2)		-0.5	4.6	V	
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	$V_{CC} + 0.5$	V	
I _{IK}	Input clamp current	V _I < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through each V _{CC} or GN	ND		±100	mA	
		DGG package		64		
θ_{JA}	Package thermal impedance (4)	DGV package		48	°C/W	
		DL package		56		
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT			
V _{CC}	Supply voltage		1.65	3.6	V			
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}					
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V			
		V _{CC} = 2.7 V to 3.6 V	2					
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$				
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V			
		V _{CC} = 2.7 V to 3.6 V		0.8				
VI	Input voltage		0	V_{CC}	V			
Vo	Output voltage		0	V _{CC}	V			
		V _{CC} = 1.65 V		-2				
	High lovel output ourrent	High lovel output ourrent	High lovel output ourrent	High level output ourrent	V _{CC} = 2.3 V		-6	A
I _{OH}	High-level output current	V _{CC} = 2.7 V		-8	mA			
		V _{CC} = 3 V		-12				
		V _{CC} = 1.65 V		2				
	Low level output ourrent	V _{CC} = 2.3 V	6 8 12		mA			
I _{OL}	Low-level output current	V _{CC} = 2.7 V						
		V _{CC} = 3 V						
Δt/Δν	Input transition rise or fall rate			10	ns/V			
T _A	Operating free-air temperature		-40	85	°C			

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT		
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2				
		I _{OH} = -2 mA	1.65 V	1.2				
		I _{OH} = -4 mA	2.3 V	1.9				
V_{OH}			2.3 V	1.7		V		
		I _{OH} = -6 mA	3 V	2.4				
		I _{OH} = -8 mA	2.7 V	2				
		I _{OH} = -12 mA	3 V	2				
		I _{OL} = 100 μA	1.65 V to 3.6 V		0.2			
		I _{OL} = 2 mA	1.65 V		0.45			
		I _{OL} = 4 mA	2.3 V		0.4			
V_{OL}			2.3 V		0.55	V		
		I _{OL} = 6 mA	3 V		0.55			
		I _{OL} = 8 mA	2.7 V		0.6			
		I _{OL} = 12 mA	3 V	0.8				
I		V _I = V _{CC} or GND	3.6 V		±5	μΑ		
		V _I = 0.58 V	1.65 V	25				
		V _I = 1.07 V	1.65 V	-25				
		V _I = 0.7 V	2.3 V	45				
I _{I(hold)}		V _I = 1.7 V	2.3 V	-45		μΑ		
		V _I = 0.8 V	3 V	75				
		V _I = 2 V	3 V	-75				
		V _I = 0 to 3.6 V ⁽²⁾	3.6 V		±500			
l _{oz}		$V_O = V_{CC}$ or GND	3.6 V		±10	μА		
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μА		
ΔI_{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V		750	μΑ		
Ci	Control inputs $V_1 = V_{CC}$ or GND		3.3 V		2.5	pF		
C _o	Data inputs Outputs	$V_{O} = V_{CC} \text{ or GND} $ 3.5			pF			

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER FROM (INPUT)		TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2 ± 0.2	2.5 V : V	V _{CC} = 2	2.7 V	V _{CC} = 3 ± 0.3	3.3 V V	UNIT
	(INPUT)	(001P01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	В	(1)	1	4.9		5.1	1.4	4.4	ns
t _{en}	ŌĒ	В	(1)	1	6.4		6.6	1.2	5.7	ns
t _{dis}	ŌĒ	В	(1)	1	5.4		4.7	1.2	4.5	ns
t _{sk(o)} (2)									0.35	ns
t _{sk(o)} (3)									0.5	ns

This information was not available at the time of publication.

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

Skew between outputs of the same bank and same package (same transition)

Skew between outputs of all banks of same package (A1-A8 tied together)

SN74ALVCH162344 1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES085I-AUGUST 1996-REVISED OCTOBER 2004



OPERATING CHARACTERISTICS


T_A = 25°C

	PARAME	ΓER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
0	Power dissipation	Outputs enabled	C _ 0 %E f _ 10 MHz	(1)	68	82	pF
Cpd	capacitance	Outputs disabled	$C_L = 0 \text{ pF, f} = 10 \text{ MHz}$	(1)	12	14	þΓ

⁽¹⁾ This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V	IN	PUT	V	v		В	V
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_{Δ}
1.8 V ± 0.15 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74ALVCH162344DL	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162344
SN74ALVCH162344DL.B	Active	Production	SSOP (DL) 56	20 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162344
SN74ALVCH162344GR	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162344
SN74ALVCH162344GR.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162344

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH162344GR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025



*All dimensions are nominal

Device Package Typ		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALVCH162344GR	TSSOP	DGG	56	2000	367.0	367.0	45.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVCH162344DL	DL	SSOP	56	20	473.7	14.24	5110	7.87
SN74ALVCH162344DL.B	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated