


#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V<sub>CC</sub>
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

### **DESCRIPTION/ORDERING INFORMATION**

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*<sup>TM</sup>) *Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	TSSOP – DGG	Tape and reel	SN74AVC16244DGGR	AVC16244	
40°C to 95°C	TVSOP - DGV	Tape and reel	SN74AVC16244DGVR	CVA244	
–40°C to 85°C	VFBGA – GQL	Tone and real	SN74AVC16244GQLR	CVA244	
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74AVC16244ZQLR	CVA244	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES141N-JULY 1998-REVISED MARCH 2005



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This 16-bit buffer/driver is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.


The SN74AVC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG OR DGV PACKAGE (TOP VIEW)										
1 <del>0E</del>	d	<sub>1</sub> $\cup$	48	2 <u>0E</u>						
1Y1	Ц	2	47	] 1A1						
1Y2		3	46	1A2						
GND	Ц	4	45	GND						
1Y3	Ц	5	44	] 1A3						
1Y4	Ц	6	43	] 1A4						
$V_{CC}$	Ц	7	42	] v <sub>cc</sub>						
2Y1	Ц	8	41	] 2A1						
2Y2	Ц	9	40	2A2						
GND	Ц	10	39	GND						
2Y3	Ц	11	38	] 2A3						
2Y4	Ц	12	37	] 2A4						
3Y1	Ц	13	36	] 3A1						
3Y2	Ц	14	35	3A2						
GND	Ц	15	34	GND						
3Y3	Ц	16	33	] 3A3						
3Y4	Ц	17	32	] 3A4						
$V_{CC}$	Ц	18	31	] v <sub>cc</sub>						
4Y1	Ц	19	30	] 4A1						
4Y2	Ц	20	29	] 4A2						
GND	Ц	21	28	GND						
4Y3	Ц	22	27	] 4A3						
4Y4	Ц	23	26	] 4A4						
4 <del>OE</del>		24	25	3 <u>OE</u>						





# GQL OR ZQL PACKAGE (TOP VIEW)



# TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	2 <del>OE</del>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4 <del>OE</del>	NC	NC	NC	NC	3 <del>OE</del>


### (1) NC - No internal connection

# FUNCTION TABLE (EACH 4-BIT BUFFER)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	L	L
L	Н	Н
Н	Χ	Z



## **LOGIC DIAGRAM (POSITIVE LOGIC)**



# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Voltage range applied to any output in t	the high-impedance or power-off state <sup>(2)</sup>	-0.5	4.6	V
Vo	Voltage range applied to any output in t	the high or low state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current		-50	mA	
I <sub>OK</sub>	Output clamp current	Output clamp current V <sub>O</sub> < 0			
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> o	or GND		±100	mA
		DGG package		70	
$\theta_{JA}$	Package thermal impedance (4)	DGV package		58	°C/W
			42		
T <sub>stg</sub>	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
- (4) The package thermal impedance is calculated in accordance with JESD 51.

SCES141N-JULY 1998-REVISED MARCH 2005





# Recommended Operating Conditions<sup>(1)</sup>

TRUMENTS

www.ti.com

			MIN	MAX	UNIT	
V	Cumply yeltogo	Operating	1.4	3.6	V	
$V_{CC}$	Supply voltage	Data retention only	1.2		V	
		V <sub>CC</sub> = 1.2 V	V <sub>cc</sub>			
		V <sub>CC</sub> = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
$V_{IH}$	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7			
		V <sub>CC</sub> = 3 V to 3.6 V	2			
		V <sub>CC</sub> = 1.2 V		GND		
		V <sub>CC</sub> = 1.4 V to 1.6 V		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V	
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7		
		V <sub>CC</sub> = 3 V to 3.6 V		0.8		
VI	Input voltage		0	3.6	V	
.,	Outroit valta as	Active state	0	V <sub>CC</sub>	V	
Vo	Output voltage	3-state	0	3.6	V	
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2		
	Static high lavel output ourrest(2)	V <sub>CC</sub> = 1.65 V to 1.95 V		-4	A	
I <sub>OHS</sub>	Static high-level output current (2)	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA	
		V <sub>CC</sub> = 3 V to 3.6 V		-12		
		V <sub>CC</sub> = 1.4 V to 1.6 V		2		
	Continuous laural autorest autores et (2)	V <sub>CC</sub> = 1.65 V to 1.95 V		4	mA	
I <sub>OLS</sub>	Static low-level output current <sup>(2)</sup>	V <sub>CC</sub> = 2.3 V to 2.7 V		8		
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

 <sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
 (2) Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

SCES141N-JULY 1998-REVISED MARCH 2005



### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1) MAX	UNIT	
		$I_{OHS} = -100 \mu A$	1.4 V to 3.6 V	V <sub>CC</sub> -0.2		
		$I_{OHS} = -2 \text{ mA}, \qquad V_{IH} = 0.91 \text{ V}$	1.4 V	1.05		
$V_{OH}$		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$	1.65 V	1.2	V	
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7 \text{ V}$	2.3 V	1.75		
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$	3 V	2.3		
		$I_{OLS} = 100 \mu A$	1.4 V to 3.6 V	0.2		
		$I_{OLS} = 2 \text{ mA}, \qquad V_{IL} = 0.49 \text{ V}$	1.4 V	0.4		
$V_{OL}$		$I_{OLS} = 4 \text{ mA}, \qquad \qquad V_{IL} = 0.57 \text{ V}$	1.65 V	0.45	V	
		$I_{OLS} = 8 \text{ mA}, \qquad \qquad V_{IL} = 0.7 \text{ V}$	2.3 V	0.55		
		$I_{OLS} = 12 \text{ mA}, \qquad V_{IL} = 0.8 \text{ V}$	3 V	0.7		
$I_{\parallel}$		$V_I = V_{CC}$ or GND	3.6 V	±2.5	μΑ	
I <sub>off</sub>		$V_I$ or $V_O = 3.6 \text{ V}$	0	±10	μΑ	
l <sub>OZ</sub>		$V_O = V_{CC}$ or GND	3.6 V	±10	μΑ	
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40	μΑ	
	Control inputs	V – V or CND	2.5 V	3.5		
0	Control inputs	$V_I = V_{CC}$ or GND	3.3 V	3.5	~F	
Ci	Data inputa	V V or CND	2.5 V	6	pF	
	Data inputs	$V_I = V_{CC}$ or GND	3.3 V	6		
C	Outputo	V = V or CND	2.5 V	6.5	nE.	
C <sub>o</sub>	Outputs	$V_O = V_{CC}$ or GND	3.3 V	6.5	pF	

<sup>(1)</sup> Typical values are measured at  $T_A = 25$ °C.

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = 1 ± 0.3		UNIT
	(INPUT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Y	3.1	0.6	3.3	0.7	2.9	0.6	1.9	0.5	1.7	ns
t <sub>en</sub>	ŌĒ	Υ	7.6	1.4	8	1.3	6.8	0.9	4	0.7	3.5	ns
t <sub>dis</sub>	ŌĒ	Υ	7.2	1.7	7.3	1.6	6.2	1	4.3	1	3.5	ns


# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

PARAMETER			TEST (	CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
_	Power dissipation	Outputs enabled	C - 0	f = 10 MHz	23	27	33	рF
$C_{pd}$	capacitance	Outputs disabled	$C_L = 0$ ,	1 = 10 WITZ	0.1	0.1	0.1	рΓ




### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2×V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>CC</sub>	CL	RL	${f V}_{\Delta}$
1.2 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	<b>500</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	30 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

www.ti.com 23-May-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74AVC16244DGGR	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16244
SN74AVC16244DGGR.B	Active	Production	TSSOP (DGG)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16244
SN74AVC16244DGVR	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA244
SN74AVC16244DGVR.B	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA244
SN74AVC16244DGVRG4.B	Active	Production	TVSOP (DGV)   48	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA244

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVC16244DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

# DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated