
SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS


SLLS028G - AUGUST 1987 - REVISED JUNE 1998

- Suitable for IEEE Standard 896 Applications†
- SN75ALS056 is an Octal Transceiver
- SN75ALS057 is a Quad Transceiver
- **High-Speed Advanced Low-Power Schottky** (ALS) Circuitry
- **Low Power Dissipation:** 52.5 mW/Channel Max
- **High-Impedance pnp Inputs**
- Logic-Level 1-V Bus Swing Reduces Power Consumption
- **Trapezoidal Bus Output Waveform Reduces Noise Coupling to Adjacent Lines**
- Power-Up/Power-Down Protection (Glitch Free)
- **Open-Collector Driver Outputs Allow Wired-OR Connections**
- Designed to Be a Faster, Lower-Power Functional Equivalent of National DS3896, **DS3897**

description

SN75ALS056 is an eight-channel, monolithic, high-speed, advanced low-power Schottky (ALS) device designed for two-way data communication in a densely backplane. The SN75ALS057 is a four-channel version with independent driver-input (Dn) and receiver-output (Rn) pins and a separate driver disable for each driver (En).





These transceivers feature open-collector driver outputs with series Schottky diodes to reduce capacitive loading to the bus. By using a 2-V pullup termination on the bus, the output signal swing is approximately 1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs generate trapezoidal waveforms that reduce crosstalk between channels. The drivers are capable of driving an equivalent dc load as low as 18.5 Ω . The receivers have internal low-pass filters to further improve noise immunity.

The SN75ALS056 and SN75ALS057 are characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† The transceivers are suitable for IEEE Standard 896 applications to the extent of the operating conditions and characteristics specified in this data sheet.




logic symbol†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Function Tables

SN75ALS056 TRANSMIT/RECEIVE

CONT	ROLS	CHANNELS			
CS	T/R	$A \leftrightarrow B$			
L	Н	T(A	B)		
L	L	R(B A)			
Н	Χ)		

SN75ALS057 TRANSMIT/RECEIVE


С	ONTROL	.S	CHANNELS				
TE	RE	En	En D B B				
L	L	L	D)	F	۲	
L	L	Н	Т		F	₹	
L	Н	L	D)	[)	
L	Н	Н	Т		[)	
Н	L	Χ	D)	F	۲	
Н	Н	Χ)	[)	

H = high level, L = low level, R = receive, T = transmit,

D = disable, X = irrelevant

Direction of data transmission is from An to Bn for the SN75ALS056 and from Dn to Bn for the SN75ALS057. Direction of data reception is from Bn to An for the SN75ALS056 and from Bn to Rn for the SN75ALS057. Data transfer is inverting in both directions.

schematics of inputs and outputs



† Additional ESD protection is on the SN75ALS057, which has separate receiver-output and driver-input pins.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡

Supply voltage, V _{CC} (see Note 1) 6 V
Control input voltage, V _I 5.5 V
Driver input voltage, V _I 5.5 V
Driver output voltage, VO
Receiver input voltage, V _I 2.5 V
Receiver output voltage, V _O 5.5 V
Continuous total power dissipation
Storage temperature range, T _{stg} 65°C to 150°C
_ead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package 260 °C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to network ground terminal.

SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G - AUGUST 1987 - REVISED JUNE 1998

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
DW	1025 mW	8.2 mW/°C	656 mW	_
N	1150 mW	9.2 mW/°C	736 mW	_

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High-level driver and control input voltage, VIH	2			V
Low-level driver and control input voltage, V _{IL}			0.8	V
Bus termination voltage	1.9		2.1	V
Operating free-air temperature, T _A	0		70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			TTOT CONDITIONS!	SN	75ALS0	56	
	PARAMETER		TEST CONDITIONS [†]	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage at An, T/R, or CS		I _I = -18 mA			-1.5	V
VIT	Receiver input threshold v	oltage at Bn		1.405		1.69	V
Vон	High-level output voltage at An		Bn at 1.2 V, CS at 0.8 V, T/ R at 0.8V, I _{OH} = – 400 μA	2.4			V
	An	Bn at 2 V , CS at 0.8 V, T/R at 0.8 V, I _{OL} = 16 mA			0.5		
VOL	V _{OL} Low-level output voltage	Bn	An at 2 V, \overline{CS} at 0.8 V, T/\overline{R} at 2 V, $V_L = 2$ V, $R_L = 18.5 \Omega$, See Figure 1	0.75		1.2	V
		An, T/R or CS	$V_I = V_{CC}$			40	
I _{IH}	High-level input current	Bn	V _I = 2 V, V _{CC} <u>=</u> 0 or 5.25 V, An at 0.8 V, T/R at 0.8 V			100	μΑ
I _{IL}	Low level input current at	An, T/R, or CS	V _I = 0.4 V			-400	μΑ
los	Short-circuit output current at An		An at 0, Bn at 1.2 V, CS at 0.8 V, T/R at 0.8 V	-40		-120	mA
ICC	Supply current					75	mA
C _{O(B)}	Driver output capacitance				4.5		pF

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.



SLLS028G - AUGUST 1987 - REVISED JUNE 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	SN75ALS057			UNIT
	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNII
VIK	Input clamp voltage at Dn, En, TE, or RE		I _I = -18 mA			-1.5	V
VIT	Receiver input threshold voltage	at Bn		1.41		1.69	V
Vон	High-level output voltage at Rn		Bn at 1.2 V, RE at 0.8 V, I _{OH} = –400 μA	2.4			V
	V _{OL} Low-level output voltage	Rn	Bn at 2 V, RE at 0.8 V, I _{OL} = 16 mA			0.5	
VOL		Bn	Dn at 2 V, En at 2 V, TE at 0.8 V, $V_L = 2 V$, $R_L = 18.5 Ω$, See Figure 1	0.75		1.2	V
		Dn, En <u>,</u> TE, or RE	VI = VCC			40	
lін	High-level input current		V _I = 2 V, V _{CC} = 0 or 5.25 V, <u>Dn</u> at 0.8 V, En at 0.8 V, <u>TE</u> at 0.8 V			100	μА
I _I L	Low-level input current at Dn, En, TE, or RE		V _I = 0.4 V			-400	μΑ
los	Short-circuit output current at Rn		Rn at 0, Bn at 1.2 V, RE at 0.8 V	-40		-120	mA
Icc	Supply current					40	mA
C _{O(B)}	Driver output capacitance				4.5		pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TO	TEST CONDITIONS	SN75ALS056 DRIVER			UNIT	
		(INPUT)	(OUTPUT)		MIN	TYP [†]	MAX		
tPLH1	Propagation delay time, low-to-high-level output	cs	An and T/\overline{R} at 2 V, $V_L = 2 V$,			24	20		
tPHL1	Propagation delay time, high-to-low-level output	CS	Bn	R _L 1 = 18 Ω , C _L = 30 pF, R _L 2 not connected, See Figure 2			20	ns	
^t PLH2	Propagation delay time, low-to-high-level output	An	Do	$\overline{\text{CS}}$ at 0.8 V, $\overline{\text{T/R}}$ at 2 V, $V_L = 2 \text{ V}$, $R_L 1 = 18 \Omega_{\text{J}}$,			19	20	
tPHL2	Propagation delay time high-to-low-level output		Bn	RL2 not connected, C _L = 30 pF, See Figure 2,			18	ns	
tPLH3	Propagation delay time, low-to-high-level output	T/R	Bn	$V_{I(An)} = 5 \text{ V, CS at } 0.8 \text{ V,}$ $R_{L}1 = 18 \Omega, C_{L} = 30 \text{ pF,}$ $R_{L}3 \text{ pot connected } V_{L} = 3 \text{ V}$			25	20	
t _{PHL3}	Propagation delay time, high-to-low-level output	1/K	БП	$R_L 2$ not connected, $V_L = 2 V$, See Figure 3,			35	ns	
tTLH	Transition time, low-to-high-level output	An	Bn	CS at 0.8 V, T/R at 2 V, VL = 2 V, CL = 30 pF,	1	3	11	ns	
tTHL	Transition time, high-to-low-level output	All	ы	$R_L 1 = 18 \Omega$, $R_L 2$ not connected, See Figure 2	1	3	6	115	

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C



SN75ALS056, SN75ALS057 TRAPEZOIDAL-WAVEFORM INTERFACE BUS TRANSCEIVERS

SLLS028G - AUGUST 1987 - REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75AI RECE		UNIT
		(MFUI)	(301701)		MIN	MAX	
^t PLH4	Propagation delay time, low-to-high-level output	Bn	An	$\overline{\text{CS}}$ at 0.8 V, T/ $\overline{\text{R}}$ at 0.8 V, R _L 1 = 390 Ω,		18	
^t PHL4	Propagation delay time, high-to-low-level output	ы	All	R_L 2 = 1.6 kΩ, C_L = 30 pF, See Figure 4	18		ns
^t PLZ1	Output disable time from low level	T/R	An	$\overline{\text{CS}}$ at 0.8 V, $V_{\text{I}(\text{Bn})}$ = 2 V, V_{L} = 5 V, R_{L} 1 = 390 Ω , R_{L} 2 not connected, C_{L} = 15 pF, See Figure 3		20	ns
^t PZL1	Output enable time to low level	T/R	An	$\overline{\text{CS}}$ at 0.8 V, V _{I(Bn)} = 2 V, V _L = 5 V, R _L 1 = 390 Ω, R _L 2 = 1.6 kΩ, C _L = 30 pF, See Figure 3		40	ns
^t PHZ1	Output disable time from high level	T/R	An	$\overline{\text{CS}}$ at 0.8 V, $V_{\text{I}(\text{Bn})}$ = 0, V_{L} = 0, R_{L} 1 = 390 Ω , R_{L} 2 not connected, C_{L} = 15 pF, See Figure 3		17	ns
^t PZH1	Output enable time to high level	T/R	An	$\overline{\text{CS}}$ at 0.8 V, VI _(Bn) = 0, V _L = 0, R _L 1 not connected, R _L 2 = 1.6 k Ω , C _L = 30 pF, See Figure 3		15	ns
^t PLZ2	Output disable time from low level	cs	An	Bn at 2 V, T/\overline{R} at 0.8 V, $C_L = 5$ pF, $V_L = 5$ V, $R_L 1 = 390 \Omega$, $R_L 2$ not connected, See Figure 5		18	ns
tPZL2	Output enable time to low level	<u>cs</u>	An	Bn at 2 V, T/\overline{R} at 0.8 V, C_L = 30 pF, V_L = 5 V, R_L 1 = 390 Ω , R_L 2 = 1.6 k Ω , See Figure 5		15	ns
^t PHZ2	Output disable time from high level	<u>cs</u>	An	Bn at 0.8 V, T/\overline{R} at 0.8 V, C_L = 5 pF, V_L = 0, R_L 1 = 390 Ω , R_L 2 not connected, See Figure 5		8	ns
^t PZH2	Output enable time to high level	CS	An	Bn at 0.8 V, T/\overline{R} at 0.8 V, $C_L = 30$ pF, $V_L = 0$, $R_L 1$ not connected, $R_L 2 = 1.6$ k Ω , See Figure 5		17	ns
t _{w(NR)}	Receiver noise rejection pulse duration	Bn	An	$\overline{\text{CS}}$ at 0.8 V, T/ $\overline{\text{R}}$ at 0.8 V, R _L 1 = 390 Ω, R _L 2 = 1.6 kΩ, C _L = 30 pF, V _L = 5 V, See Figure 6	3		ns



SLLS028G - AUGUST 1987 - REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TO	TEST CONDITIONS	SN75ALS057 DRIVER			UNIT
		(INPUT)	(OUTPUT)		MIN	TYP [†]	MAX	
^t PLH1	Propagation delay time, low-to-high-level output	TE	Bn	Dn, En, $\overline{\text{RE}}$ at 2 V, $V_L = 2$ V, $R_L = 2$ N, $R_L = 18 \Omega$, See Figure 2, $R_L = 18 \Omega$			24	20
tPHL1	Propagation delay time, high-to-low-level output	16					20	ns
tPLH2	Propagation delay time, low-to-high-level output	Da or Fa	Bn	$\overline{\text{TE}}$ at 0.8 V, $\overline{\text{RE}}$ at 2 V, V _L = 2 V, R _L 1 = 18 Ω , R _L 2 not connected,C _L = 30 pF, See Figure 2			19	20
tPHL2	Propagation delay time, high-to-low-level output	Dn or En					18	ns
tTLH	Transition time, low-to-high-level output	Dn or En		\overline{RE} at 2 V, V _L = 2 V, TE at 0.8 V, R _L 1 = 18 Ω ,	1	3	11	
tTHL	Transition time, high-to-low-level output	ווטו בוו		R _L 2 not connected, C _L = 30 pF, See Figure 2	1	3	6	ns

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER		TO (OUTPUT)	TEST CONDITIONS	SN75ALS057 RECEIVER		UNIT
		(INPUT)	(001F01)		MIN	MAX	
t _{PLH4}	Propagation delay time, low-to-high-level output	Bn	Rn	\overline{RE} at 0.8 V, \overline{TE} at 2 V, $V_L = 5$ V,		18	ns
^t PHL4	Propagation delay time, high-to-low-level output	ы	KII	RL1 = 390 Ω ,, RL2 = 1.6 k Ω ,, CL = 30 pF, See Figure 4		18	115
tPLZ2	Output disable time from low level	RE	Rn	Bn at 2 V, $\overline{\text{TE}}$ at 2 V, $V_L = 5$ V, $C_L = 5$ pF, $R_L = 390 \Omega$, $R_L = 390 \Omega$, Rundle Figure 5		18	ns
tPZL2	Output enable time to low level	RE	Rn	Bn at 2 V, $\overline{\text{TE}}$ at 2 V, V_L = 5 V, C_L = 30 pF, R_L 1 = 390 Ω , R_L 2 = 1.6 k Ω , See Figure 5		15	ns
^t PHZ2	Output disable time from high level	RE	Rn	Bn at 0.8 V, $\overline{\text{TE}}$ at 2 V, $V_L = 0$, $C_L = 5 \text{ pF}$, $R_L = 390 \Omega$, $R_L = 390 \Omega$, Rundle Figure 5		17	ns
^t PZH2	Output enable time to high level	RE	Rn	Bn at 0.8 V, $\overline{\text{TE}}$ at 2 V, $V_L = 0$, $C_L = 30$ pF, $R_L 1$ not connected, $R_L 2 = 1.6$ k Ω , See Figure 5		17	ns
tw(NR)	Receiver noise rejection pulse duration	Bn	Rn	$\overline{\text{TE}}$ at 2 V, $\overline{\text{RE}}$ at 0.8 V, V _L = 0, R _L 1 = 390 Ω, R _L 2 = 1.6 kΩ, C _L = 30 pF, See Figure 6	3	·	ns

SLLS028G - AUGUST 1987 - REVISED JUNE 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN75AL DRIVER RECEI	PLUS	UNIT
					MIN	MAX	
tPLH6	Propagation delay time, low-to-high-level output	Dn	Rn	$\overline{\text{RE}}$ at 0.8 V, $\overline{\text{TE}}$ at 0.8 V, $R_L 1 = 390 \Omega$,		40	ns
tPHL6	Propagation delay time, high-to-low-level output	DII	INII	$R_L 2 = 1.6 \text{ k}\Omega$, $C_L = 30 \text{ pF}$, See Figure 7	40		113

PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver Low-Level-Output-Voltage Test Circuit

PARAMETER MEASUREMENT INFORMATION




NOTE A: $t_r = t_f \le 5$ ns from 10% to 90%


Figure 2. Driver Test Circuit and Voltage Waveforms

VOLTAGE WAVEFORMS

PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT



VOLTAGE WAVEFORMS


NOTE A: $t_r = t_f \le 5$ ns from 10% to 90%

Figure 3. Propagation Delay From T/R to An or Bn Test Circuit and Voltage Waveforms



NOTE A: $t_r = t_f \le 5$ ns from 10% to 90%


Figure 4. Receiver Test Circuit and Voltage Waveforms



NOTE A: $t_f = t_f \le 5$ ns from 10% to 90%

Figure 5. Propagation Delay From CS to An or RE to Rn Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

NOTE A: $t_r = t_f \le 5$ ns from 10% to 90%

Figure 6. Receiver Noise-Immunity Test Circuit and Voltage Waveforms



NOTE A: $t_f = t_f \le 5$ ns from 10% to 90%

Figure 7. Driver Plus Receiver Delay-Times Test Circuits and Voltage Waveforms



www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75ALS056DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS056
SN75ALS056DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS056
SN75ALS057DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS057
SN75ALS057DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS057
SN75ALS057DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS057
SN75ALS057DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS057

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS057DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN75ALS057DWR	SOIC	DW	20	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS056DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS056DW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS057DW	DW	SOIC	20	25	506.98	12.7	4826	6.6
SN75ALS057DW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated