

DUAL HOT SWAP POWER CONTROLLERS WITH INDEPENDENT CIRCUIT BREAKER

Check for Samples: TPS2320, TPS2321

FEATURES

- Dual-Channel High-Side MOSFET Drivers
- IN1: 3 V to 13 V; IN2: 3 V to 5.5 V
- Output dV/dt Control Limits Inrush Current
- Independent Circuit-Breaker With Programmable Overcurrent Threshold and Transient Timer
- CMOS- and TTL-Compatible Enable Input
- Low, 5-μA Standby Supply Current (Max)
- Available in 16-Pin SOIC and TSSOP Package
- -40°C to 85°C Ambient Temperature Range
- Electrostatic Discharge Protection


APPLICATIONS

- Hot-Swap/Plug/Dock Power Management
- Hot-Plug PCI, Device Bay
- Electronic Circuit Breaker

DESCRIPTION


The TPS2320 and TPS2321 are dual-channel hotswap controllers that use external N-channel MOSFETs as high-side switches in power applications. Features of these devices, such as overcurrent protection (OCP), inrush-current control, and the ability to discriminate between load transients and faults, are critical requirements for hot-swap applications.

D OR PW PACKAGE (TOP VIEW)



NOTE: Terminal 14 is active-high on TPS2321.

typical application



The TPS2320/21 devices incorporate undervoltage lockout (UVLO) to ensure the device is off at startup. Each internal charge pump, capable of driving multiple MOSFETs, provides enough gate-drive voltage to fully enhance the N-channel MOSFETs. The charge pumps control both the rise times and fall times (dv/dt) of the MOSFETs, reducing power transients during power up/down. The circuit-breaker functionality combines the ability to sense overcurrent conditions with a timer function; this allows designs such as DSPs, that may have high peak currents during power-state transitions, to disregard transients for a programmable period.

Table 1. AVAILABLE OPTIONS

| - | HOT-SWAP CONTROLLER DESCRIPTION | | PACKAGES | | |
|----------------|--|----|-------------------------|-------------------------|--|
| T _A | | | ENABLE | ENABLE | |
| | Dual-channel with independent OCP and adjustable PG | 20 | TPS2300IPW | TPS2301IPW | |
| | Dual-channel with interdependent OCP and adjustable PG | 20 | TPS2310IPW | TPS2311IPW | |
| -40°C to 85°C | Dual-channel with independent OCP | 16 | TPS2320ID TPS2320IPW | TPS2321ID TPS2321IPW | |
| | Single-channel with OCP and adjustable PG | 14 | TPS2330ID TPS2330IPW | TPS2331ID TPS2331IPW | |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTIONAL BLOCK DIAGRAM




Table 2. Terminal Functions

| TERMINAL | | | DECORPORTOR |
|---------------|-----|-----|--|
| NAME | NO. | I/O | DESCRIPTION |
| AGND | 6 | ı | Analog ground, connects to DGND as close as possible |
| DGND | 3 | I | Digital ground |
| DISCH1 | 16 | 0 | Discharge transistor 1 |
| DISCH2 | 15 | 0 | Discharge transistor 2 |
| ENABLE/ENABLE | 14 | I | Active low (TPS2320) or active high enable (TPS2321) |
| FAULT | 13 | 0 | Overcurrent fault, open-drain output |
| GATE1 | 1 | 0 | Connects to gate of channel 1 high-side MOSFET |
| GATE2 | 2 | 0 | Connects to gate of channel 2 high-side MOSFET |
| IN1 | 9 | I | Input voltage for channel 1 |
| IN2 | 10 | I | Input voltage for channel 2 |
| ISENSE1 | 8 | I | Current-sense input channel 1 |
| ISENSE2 | 7 | 1 | Current-sense input channel 2 |
| ISET1 | 12 | I | Adjusts circuit-breaker threshold with resistor connected to IN1 |
| ISET2 | 11 | I | Adjusts circuit-breaker threshold with resistor connected to IN2 |
| TIMER | 4 | 0 | Adjusts circuit-breaker deglitch time |
| VREG | 5 | 0 | Connects to bypass capacitor, for stable operation |



DETAILED DESCRIPTION

DISCH1, **DISCH2** – DISCH1 and DISCH2 should be connected to the sources of the external N-channel MOSFET transistors connected to GATE1 and GATE2, respectively. These pins discharge the loads when the MOSFET transistors are disabled. They also serve as reference-voltage connections for internal gate voltage-clamp circuitry.

ENABLE or **ENABLE** – ENABLE for TPS2320 is active low. ENABLE for TPS2321 is active high. When the controller is enabled, both GATE1 and GATE2 voltages will power up to turn on the external MOSFETs. When the ENABLE pin is pulled high for TPS2320 or the ENABLE pin is pulled low for TPS2321 for more than 50 μs, the gate of the MOSFET is discharged at a controlled rate by a current source, and a transistor is enabled to discharge the output bulk capacitance. In addition, the device turns on the internal regulator PREREG (see VREG) when enabled and shuts down PREREG when disabled so that total supply current is much less than 5μA.

FAULT – FAULT is an open-drain overcurrent flag output. When an overcurrent condition in either channel is sustained long enough to charge TIMER to 0.5 V, the overcurrent channel latches off and pulls FAULT low. The other channel will run normally if not in overcurrent. In order to turn the channel back on, either the enable pin has to be toggled or the input power has to be cycled.

GATE1, **GATE2** – GATE1 and GATE2 connect to the gates of external N-channel MOSFET transistors. When the device is enabled, internal charge-pump circuitry pulls these pins up by sourcing approximately 15µA to each. The turnon slew rates depend upon the capacitance present at the GATE1 and GATE2 terminals. If desired, the turnon slew rates can be further reduced by connecting capacitors between these pins and ground. These capacitors also reduce inrush current and protect the device from false overcurrent triggering during power up. The charge-pump circuitry will generate gate-to-source voltages of 9 V-12 V across the external MOSFET transistors.

IN1, IN2 – IN1 and IN2 should be connected to the power sources driving the external N-channel MOSFET transistors connected to GATE1 and GATE2, respectively. The TPS2320/TPS2321 draws its operating current from IN1, and both channels will remain disabled until the IN1 power supply has been established. The IN1 channel has been constructed to support 3-V, 5-V, or 12-V operation, while the IN2 channel has been constructed to support 3-V operation

ISENSE1, **ISENSE2**, **ISET1**, **ISET2** – ISENSE1 and ISENSE2, in combination with ISET1 and ISET2, implement overcurrent sensing for GATE1 and GATE2. ISET1 and ISET2 set the magnitude of the current that generates an overcurrent fault, through external resistors connected to ISET1 and ISET2. An internal current source draws 50 μ A from ISET1 and ISET2. With a sense resistor from IN1 to ISENSE1 or from IN2 to ISENSE2, which is also connected to the drains of external MOSFETs, the voltage on the sense resistor reflects the load current. An overcurrent condition is assumed to exist if ISENSE1 is pulled below ISET1 or if ISENSE2 is pulled below ISET2. To ensure proper circuit breaker operation, $V_{I(ISENSE1)}$ and $V_{I(ISET1)}$ should never exceed $V_{I(IN1)}$. Similarly, $V_{I(ISENSE2)}$ and $V_{I(ISET2)}$ should never exceed $V_{I(IN2)}$.

TIMER – A capacitor on TIMER sets the time during which the power switch can be in overcurrent before turning off. When the overcurrent protection circuits sense an excessive current, a current source is enabled which charges the capacitor on TIMER. Once the voltage on TIMER reaches approximately 0.5 V, the circuit-breaker latch is set and the power switch is latched off. Power must be recycled or the ENABLE pin must be toggled to restart the controller. In high-power or high-temperature applications, a minimum 50-pF capacitor is strongly recommended from TIMER to ground, to prevent any false triggering.

VREG – VREG is the output of an internal low-dropout voltage regulator, where IN1 is the input. The regulator is used to generate a regulated voltage source, less than 5.5 V, for the device. A 0.1-μF ceramic capacitor should be connected between VREG and ground to aid in noise rejection. In this configuration, upon disabling the device, the internal low-dropout regulator will also be disabled, which removes power from the internal circuitry and allows the device to be placed in low-quiescent-current mode. In applications where IN1 is less than5.5 V, VREG and IN1 may be connected together. However, under these conditions, disabling the device will not place the device in low-quiescent-current mode, because the internal low-dropout voltage regulator is being bypassed, thereby keeping internal circuitry operational. If VREG and IN1 are connected together, a 0.1-μF ceramic capacitor between VREG and ground is not needed if IN1 already has a bypass capacitor of 1μF to 10μF.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) $^{(1)}$ $^{(2)}$

| | | VALUE | UNIT |
|--|--|------------|------|
| Input voltage range | V _{I(IN1)} , V _{I(ISENSE1)} , V _{I(ISET1)} , V _{I(ENABLE)} | -0.3 to 15 | V |
| input voitage range | V _{I(IN2)} , V _{I(ISENSE2)} , V _{I(ISET2)} , V _{I(VREG)} | -0.3 to 7 | V |
| | V _{O(GATE1)} | -0.3 to 30 | V |
| Output voltage range | V _{O(GATE2)} | -0.3 to 22 | V |
| | $V_{O(DISCH1)}, V_{O(\overline{FAULT})}, V_{O(DISCH2)}, V_{O(TIMER)}$ | -0.3 to 15 | V |
| Sink ourrent renge | I(GATE1), I(GATE2), I(DISCH1), I(DISCH2) | 0 to 100 | mA |
| Sink current range | I _(TIMER) , I _(FAULT) | 0 to 10 | mA |
| Operating virtual junction temperature range, T _J | | -40 to 100 | °C |
| Storage temperature range, T _{stq} | | -55 to 150 | °C |
| Lead temperature 1,6 | Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | | °C |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|---------|---------------------------------------|--|---------------------------------------|---------------------------------------|
| PW-16 | 823 mW | 10.98 mW/°C | 329 mW | 165 mW |
| D-16 | 674 mW | 8.98 mW/°C | 270 mW | 135 mW |

RECOMMENDED OPERATING CONDITIONS

| | | | MIN | NOM MAX | UNIT |
|-------|--|--|-----|--------------|------|
| | | V _{I(IN1)} , V _{I(ISENSE1)} , V _{I(ISET1)} | 3 | 13 | |
| | Innut valtage | V _{I(IN2)} , V _{I(ISENSE2)} , V _{I(ISET2)} , V _{I(VREG)} | 3 | 5.5 | ., |
| VI | Input voltage | V _{I(ISENSE1)} , V _{I(ISET1)} | | $V_{I(IN1)}$ | V |
| | | V _{I(ISENSE2)} , V _{I(ISET2)} | | $V_{I(IN2)}$ | |
| T_J | Operating virtual junction temperature | | -40 | 100 | °C |

Submit Documentation Feedback

⁽²⁾ All voltages are respect to DGND.



ELECTRICAL CHARACTERISTICS

over recommended operating temperature range ($-40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C}$), $3\text{V} \le \text{V}_{\text{I(IN1)}} \le 13\text{V}$, $3\text{V} \le \text{V}_{\text{I(IN2)}} \le 5.5\text{V}$ (unless otherwise noted)

| F | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|-----------------------------|--|--|--|-------------------------------|------|------|------|----|
| GENERAL | | | | | | | | |
| I _{I(IN1)} | Input current, IN1 | V _{I(ENABLE)} = 5 V (TPS23 | 21), | | | 0.5 | 1 | mA |
| I _{I(IN2)} | Input current, IN2 | $V_{I(\overline{ENABLE})} = 0 \text{ V (TPS23)}$ | 20) | | | 75 | 200 | μΑ |
| I _{I(stby)} | Standby current (sum of currents into IN1, IN2, ISENSE1, ISENSE2, ISET1, and ISET2) | $V_{I(\text{ENABLE})} = 0 \text{ V (TPS2321)},$ $V_{I(\text{ENABLE})} = 5 \text{ V (TPS2320)}$ | | | | 5 | μА | |
| GATE1 | | | | | | | • | |
| V _{G(GATE1_3V)} | | | | $V_{I(IN1)} = 3 V$ | 9 | 11.5 | | |
| V _{G(GATE1_4.5V)} | Gate voltage | I _{I(GATE1)} = 500 nA, DISC | H1 open | $V_{I(IN1)} = 4.5 \text{ V}$ | 10.5 | 14.5 | | V |
| V _{G(GATE1_10.8V)} | | | | $V_{I(IN1)} = 10.8 \text{ V}$ | 16.8 | 21 | | |
| V _{C(GATE1)} | Clamping voltage, GATE1 to DISCH1 | | | | 9 | 10 | 12 | V |
| I _{S(GATE1)} | Source current, GATE1 | $3 \text{ V} \le V_{I(IN1)} \le 13.2 \text{ V}, 3$ $V_{I(GATE1)} = V_{I(IN1)} + 6 \text{ V}$ | $V \le V_{O(VREG)} \le 5.5$ | 5 V, | 10 | 14 | 20 | μΑ |
| | Sink current, GATE1 | $3 \text{ V} \le V_{I(IN1)} \le 13.2 \text{ V}, 3 \text{ V} \le V_{O(VREG)} \le 5.5 \text{ V},$ $V_{I(GATE1)} = V_{I(IN1)}$ | | 50 | 75 | 100 | μΑ | |
| | | C_g to GND = 1 nF ⁽¹⁾ $V_{I(IN1)}$ | | V _{I(IN1)} = 3 V | | 0.5 | | |
| t _{r(GATE1)} | Rise time, GATE1 | | | $V_{I(IN1)} = 4.5 \text{ V}$ | | 0.6 | | ms |
| | | | | $V_{I(IN1)} = 10.8 \text{ V}$ | | 1 | | |
| | | C_g to GND = 1 nF ⁽¹⁾ | | $V_{I(IN1)} = 3 V$ | | 0.1 | | ms |
| t _{f(GATE1)} | Fall time, GATE1 | | | $V_{I(IN1)} = 4.5 \text{ V}$ | | 0.12 | | |
| | | | | $V_{I(IN1)} = 10.8 \text{ V}$ | | 0.2 | | |
| GATE2 | | | | | | | | |
| $V_{G(GATE2_3V)}$ | Gate voltage | _ 500 pA DISC | 'LI' onon | $V_{I(IN2)} = 3 V$ | 9 | 11.7 | | V |
| V _{G(GATE2_4.5V)} | Gale vollage | $I_{I(GATE2)} = 500 \text{ nA, DISC}$ | nz open | $V_{I(IN2)} = 4.5 \text{ V}$ | 10.5 | 14.7 | | V |
| V _{C(GATE2)} | Clamping voltage, GATE2 to DISCH2 | | | | 9 | 10 | 12 | V |
| I _{S(GATE2)} | Source current, GATE2 | $3 \text{ V} \le V_{I(IN2)} \le 5.5 \text{ V}, 3 \text{ V}$ $V_{I(GATE2)} = V_{I(IN2)} + 6 \text{ V}$ | $V \le V_{O(VREG)} \le 5.5$ | V, | 10 | 14 | 20 | μΑ |
| | Sink current, GATE2 | $3 \text{ V} \le V_{I(IN2)} \le 5.5 \text{ V}, 3 \text{ V}$ $V_{I(GATE2)} = V_{I(IN2)}$ | $3 \text{ V} \le \text{V}_{\text{I(IN2)}} \le 5.5 \text{ V}, 3 \text{ V} \le \text{V}_{\text{O(VREG)}} \le 5.5 \text{ V},$ | | 50 | 75 | 100 | μΑ |
| | Dina tima CATE2 | C to CND 4 pF(1) | V _{I(IN2)} = 3 V | | | 0.5 | | |
| t _{r(GATE2)} | Rise time, GATE2 | C_g to GND = 1 nF ⁽¹⁾ | V _{I(IN2)} = 4.5 V | | | 0.6 | | ms |
| | Fall time CATEO | C to CND 4 = F(1) | V _{I(IN2)} = 3 V | $V_{O(VREG)} = 3 V$ | | 0.1 | | |
| t _{f(GATE2)} | Fall time, GATE2 | C_g to GND = 1 nF ⁽¹⁾ | $V_{I(IN2)} = 4.5 \text{ V}$ | | | 0.12 | | ms |

⁽¹⁾ Specified, but not production tested.



ELECTRICAL CHARACTERISTICS (Continued)

over recommended operating temperature range (-40°C < T_A < 85°C), $3V \le V_{I(IN1)} \le 13V$, $3V \le V_{I(IN2)} \le 5.5V$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--|---|-----|-----|-----|------|
| TIMER | | | | | | |
| V _(TO_TIMER) | Threshold voltage, TIMER | | 0.4 | 0.5 | 0.6 | V |
| | Charge current, TIMER | V _{I(TIMER)} = 0 V | 35 | 50 | 65 | μΑ |
| | Discharge current, TIMER | V _{I(TIMER)} = 1 V | 1 | 2.5 | | mA |
| CIRCUIT BREA | AKER | • | • | | | |
| | | $R_{ISETx} = 1 k\Omega$ | 40 | 50 | 60 | |
| V | Throubold voltage sirevit breeker | $R_{ISETx} = 400 \Omega$, $T_A = 25$ °C | 14 | 19 | 24 | m)/ |
| $V_{IT(CB)}$ | Threshold voltage, circuit breaker | $R_{ISETx} = 1 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ | 44 | 50 | 53 | mV |
| | | $R_{ISETx} = 1.5 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ | 68 | 73 | 78 | |
| I _(IB_ISENSEx) | Input bias current, I _{SENSEx} | | | 0.1 | 5 | μΑ |
| | Disabarra surrent CATE | V _{O(GATEx)} = 4 V | 400 | 800 | | A |
| | Discharge current, GATEx | V _{O(GATEx)} = 1 V | 25 | 150 | | mA |
| t _{pd(CB)} | Propagation (delay) time, comparator inputs to gate output | $C_g = 50 \text{ pF},$ 10 mV overdrive, (50% to 10%), $C_{TIMER} = 50 \text{ pF}$ | | 1.3 | | μs |
| ENABLE, ACT | IVE LOW (TPS2320) | | • | | | |
| V _{IH(ENABLE)} | High-level input voltage, ENABLE | | 2 | | | V |
| V _{IL(ENABLE)} | Low-level input voltage, ENABLE | | | | 0.8 | V |
| R _{I(ENABLE)} | Input pullup resistance, ENABLE | See ⁽¹⁾ | 100 | 200 | 300 | kΩ |
| t _{d(off_ENABLE)} | Turnoff delay time, ENABLE | V _{I(ENABLE)} increasing above stop threshold; 100 ns rise time, 20 mV overdrive ⁽²⁾ | | 60 | | μs |
| t _{d(on_ENABLE)} | Turnon delay time, ENABLE | V _{I(ENABLE)} decreasing below start threshold; 100 ns fall time, 20 mV overdrive ⁽²⁾ | | 125 | | μs |
| ENABLE, ACT | IVE HIGH (TPS2321) | | | | | |
| V _{IH(ENABLE)} | High-level input voltage, ENABLE | | 2 | | | V |
| V _{IL(ENABLE)} | Low-level input voltage, ENABLE | | | | 0.7 | V |
| R _{I(ENABLE)} | Input pulldown resistance, ENABLE | | 100 | 150 | 300 | kΩ |
| t _{d(on_ENABLE)} | Turnon delay time, ENABLE | V _{I(ENABLE)} increasing above start threshold; 100 ns rise time, 20 mV overdrive ⁽²⁾ | | 85 | | μs |
| t _{d(off_ENABLE)} | Turnoff delay time, ENABLE | V _{I(ENABLE)} decreasing below stop threshold; 100 ns fall time, 20 mV overdrive ⁽²⁾ | | 100 | | μs |
| PREREG | | ' | | | | |
| V _(VREG) | PREREG output voltage | 4.5 ≤ V _{I(IN1)} ≤ 13 V | 3.5 | 4.1 | 5.5 | V |
| | | 1 7 | | | | |

⁽¹⁾ Test I_O of $\overline{\text{ENABLE}}$ at $V_{I(\overline{\text{ENABLE}})} = 1 \text{ V}$ and 0 V, then $R_{I(\overline{\text{ENABLE}})} = \frac{1 \text{ V}}{I_{O_0V} - I_{O_1V}}$ (2) Specified, but not production tested.



ELECTRICAL CHARACTERISTICS (Continued)

over recommended operating temperature range ($-40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C}$), $3\text{V} \leq \text{V}_{\text{I(IN1)}} \leq 13\text{V}$, $3\text{V} \leq \text{V}_{\text{I(IN2)}} \leq 5.5\text{V}$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------|---------------------------------------|--|------|------|------|------|
| VREG UVLO | | | | | | |
| V _(TO_UVLOstart) | Output threshold voltage, start | | 2.75 | 2.85 | 2.95 | V |
| V _(TO_UVLOstop) | Output threshold voltage, stop | | 2.65 | 2.78 | | V |
| V _{hys(UVLO)} | Hysteresis | | 50 | 75 | | mV |
| | UVLO sink current, GATEx | V _{I(GATEx)} = 2 V | 10 | | | mA |
| FAULT OUTP | PUT | | · | | | |
| V _{O(sat_FAULT)} | Output saturation voltage, FAULT | I _O = 2 mA | | | 0.4 | V |
| I _{Ikg(FAULT)} | Leakage current, FAULT | V _{O(FAULT)} = 13 V | | | 1 | μΑ |
| DISCH1 AND | DISCH2 | | · | | | |
| I _(DISCH) | Discharge current, DISCHx | V _{I(DISCHx)} = 1.5 V, V _{I(VIN1)} = 5 V | 5 | 10 | | mA |
| V _{IH(DISCH)} | Discharge on high-level input voltage | | 2 | | | V |
| V _{IL(DISCH)} | Discharge on low-level input voltage | | | | 1 | V |



PARAMETER MEASUREMENT INFORMATION




Figure 1. Turnon Voltage Transition of Channel 1




Figure 3. Turnon Voltage Transition of Channel 2




Figure 2. Turnoff Voltage Transition of Channel 1




Figure 4. Turnoff Voltage Transition of Channel 2



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Channel 1 Overcurrent Response: Enabled Into Overcurrent Load




Figure 7. Channel 2 Overcurrent Response:
Enabled Into Overcurrent Load




Figure 6. Channel 1 Overcurrent Response: an Overcurrent
Load Plugged Into the Enabled Board




Figure 8. Channel 2 Overcurrent Response: an Overcurrent Load Plugged Into the Enabled Board



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 9. Channel 1 – Enabled Into Short Circuit




Figure 10. Channel 2 - Enabled Into Short Circuit




Figure 11. Channel 1 -Hot Plug




Figure 12. Channel 1 -Hot Removal



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 13. Channel 2 - Hot Plug







Figure 14. Channel 2 - Hot Removal




TYPICAL CHARACTERISTICS









Submit Documentation Feedback

Copyright © 2000–2013, Texas Instruments Incorporated

tf - GATE1 Voltage Fall Time - ms



TYPICAL CHARACTERISTICS (continued) GATE1 OUTPUT VOLTAGE GATE1 VOLTAGE RISE TIME

VS INPUT VOLTAGE 1 22 $C_{L(GATE1)} = 1000 pF$ T_A = 85°C 20 T_A = 25°C Vo - GATE1 Output Voltage - V $T_A = 0^{\circ}C$ 18 $T_A = -40^{\circ}C$ 16 14 12 10 3 9 10 11 2 V_{I1} – Input Voltage 1 – V

GATE1 VOLTAGE RISE TIME VS GATE1 LOAD CAPACITANCE







Figure 19.



GATE1 OUTPUT CURRENT vs





Figure 22.




TYPICAL CHARACTERISTICS (continued) CIRCUIT-BREAKER RESPONSE TIME LOAD VOLTAGE 1 DISCHARGE TIME

VS TIMER CAPACITANCE 12 IN1 = 12 V $t_{(res)}$ – Circuit-Breaker Response Time – μs T_A = 25°C 0 0.2 0.4 0.6 0.8 C_{TIMER} - TIMER Capacitance - nF

Figure 23.



UVLO START AND STOP THRESHOLDS



Submit Documentation Feedback



APPLICATION INFORMATION

Figure 26 shows a typical dual hot-swap application. The pullup resistor at $\overline{\mathsf{FAULT}}$ should be relatively large (e.g., 100 k Ω) to reduce power loss, unless it is required to drive a large load.




Figure 26. Typical Dual Hot-Swap Application

INPUT CAPACITOR

A 0.1- μ F ceramic capacitor in parallel with a 1- μ F ceramic capacitor should be placed on the input power terminals near the connector on the hot-plug board to help stabilize the voltage rails on the cards. The TPS2320/01 does not need to be mounted near the connector or to these input capacitors. For applications with more severe power environments, a 2.2- μ F, or higher, ceramic capacitor is recommended near the input terminals of the hot-plug board. A bypass capacitor for IN1 and for IN2 should be placed close to the device.

OUTPUT CAPACITOR

A $0.1-\mu F$ ceramic capacitor is recommended per load on the TPS2320/21; these capacitors should be placed close to the external FETs and to TPS2320/21. A larger bulk capacitor is also recommended on the load. The value of the bulk capacitor should be selected based on the power requirements and the transients generated by the application.

EXTERNAL FET

To deliver power from the input sources to the loads, each channel needs an external N-channel MOSFET. A few widely used MOSFETs are shown in Table 3. But many other MOSFETs on the market can also be used with TPS23xx in hot-swap systems.

Table 3. Some Available N-Channel MOSFETs

| CURRENT RANGE (A) | PART NUMBER | DESCRIPTION | MANUFACTURER |
|----------------------|--------------|---|-------------------------|
| | IRF7601 | N-channel, $r_{DS(on)} = 0.035 \Omega$, 4.6 A, Micro-8 | International Rectifier |
| 0 to 2 | MTSF3N03HDR2 | N-channel, $r_{DS(on)} = 0.040 \Omega$, 4.6 A, Micro-8 | ON Semiconductor |
| | MMSF5N02HDR2 | Dual N-channel, $r_{DS(on)} = 0.04 \Omega$, 5 A, SO-8 | ON Semiconductor |

Product Folder Links: TPS2320 TPS2321

Submit Documentation Feedback



Table 3. Some Available N-Channel MOSFETs (continued)

| CURRENT RANGE (A) | PART NUMBER | DESCRIPTION | MANUFACTURER |
|-------------------|--------------|---|-------------------------|
| | IRF7401 | N-channel, $r_{DS(on)} = 0.022 \Omega$, 7 A, SO-8 | International Rectifier |
| 2 to 5 | MMSF5N02HDR2 | N-channel, $r_{DS(on)} = 0.025 \Omega$, 5 A, SO-8 | ON Semiconductor |
| 2 10 5 | IRF7313 | Dual N-channel, $r_{DS(on)} = 0.029 \Omega$, 5.2 A, SO-8 | International Rectifier |
| | SI4410 | N-channel, $r_{DS(on)} = 0.020 \Omega$, 8 A, SO-8 | Vishay Dale |
| 5 to 10 | IRLR3103 | N-channel, $r_{DS(on)} = 0.019 \Omega$, 29 A, d-Pak | International Rectifier |
| 5 to 10 | IRLR2703 | N-channel, $r_{DS(on)} = 0.045 \Omega$, 14 A, d-Pak | International Rectifier |

TIMER

For most applications, a minimum capacitance of 50 pF is recommended to prevent false triggering. A capacitor should be connected between TIMER and ground. The presence of an overcurrent condition on either channel of the TPS2320/TPS2321 causes a 50-µA current source to begin charging this capacitor. If the over-current condition persists until the capacitor has been charged to approximately 0.5 V, the TPS2320/TPS2321 latches off the offending channels and pulls the FAULT pin low. The timer capacitor can be made as large as desired to provide additional time delay before registering a fault condition. PWRGDx will not correctly report power conditions when the device is disabled. The time delay is approximately:

$$dt(sec) = C_{TIMER}(F) \times 10,000(\Omega).$$

OUTPUT-VOLTAGE SLEW-RATE CONTROL

When enabled, the TPS2320/TPS2321 controllers supply the gates of each external MOSFET transistor with a current of approximately 15 μ A. The slew rate of the MOSFET source voltage is thus limited by the gate-to-drain capacitance $C_{\alpha d}$ of the external MOSFET capacitor to a value approximating:

$$\frac{dV_s}{dt} = \frac{15 \,\mu\text{A}}{C_{gd}} \tag{1}$$

If a slower slew rate is desired, an additional capacitance can be connected between the gate of the external MOSFET and ground.

VREG CAPACITOR

The internal voltage regulator connected to VREG requires an external capacitor to ensure stability. A $0.1-\mu F$ or $0.22-\mu F$ ceramic capacitor is recommended.

GATE-DRIVE CIRCUITRY

The TPS2320/TPS2321 includes four separate features associated with each gate-drive terminal:

- A charging current of approximately 15 μA is applied to enable the external MOSFET transistor. This current
 is generated by an internal charge pump that can develop a gate-to-source potential (referenced to DISCH1
 or DISCH2) of 9 V–12 V. DISCH1 and DISCH2 must be connected to the respective external MOSFET
 source terminals to ensure proper operation of this circuitry.
- A discharge current of approximately 75 μA is applied to disable the external MOSFET transistor. Once the
 transistor gate voltage has dropped below approximately 1.5 V, this current is disabled and the UVLO
 discharge driver is enabled instead. This feature allows the part to enter a low-current shutdown mode while
 ensuring that the gates of the external MOSFET transistors remain at a low voltage.
- During a UVLO condition, the gates of both MOSFET transistors are pulled down by internal PMOS transistors. These transistors continue to operate even if IN1 and IN2 are both at 0 V. This circuitry also helps hold the external MOSFET transistors off when power is suddenly applied to the system.
- During an overcurrent fault condition, the external MOSFET transistor that exhibited an overcurrent condition
 will be rapidly turned off by an internal pulldown circuit capable of pulling in excess of 400 mA (at 4 V) from
 the pin. Once the gate has been pulled below approximately 1.5 V, this driver is disengaged and the UVLO
 driver is enabled instead. If one channel experiences an overcurrent condition and the other does not, then
 only the channel that is conducting excessive current will be turned off rapidly. The other channel will continue
 to operate normally.

Submit Documentation Feedback

Copyright © 2000–2013, Texas Instruments Incorporated



SETTING THE CURRENT-LIMIT CIRCUIT-BREAKER THRESHOLD

Using channel 1 as an example, the current sensing resistor R_{ISENSE1} and the current-limit-setting resistor R_{ISET1} determine the current limit of the channel, and can be calculated by the following equation:

$$I_{LMT1} = \frac{R_{ISET1} \times 50 \times 10^{-6}}{R_{ISENSE1}}$$
(2)

Typically $R_{ISENSE1}$ is very small (0.001 Ω to 0.1 Ω). If the trace and solder-junction resistances between the junction of $R_{ISENSE1}$ and ISENSE1 and the junction of $R_{ISENSE1}$ and $R_{ISENSE1}$ are greater than 10% of the $R_{ISENSE1}$ value, then these resistance values should be added to the $R_{ISENSE1}$ value used in the calculation above.

The above information and calculation also apply to channel 2. Table 4 shows some of the current sense resistors available in the market.

| CURRENT RANGE (A) | PART NUMBER | DESCRIPTION | MANUFACTURER |
|-------------------|--------------------|------------------------------|--------------|
| 0 to 1 | WSL-1206, 0.05 1% | 0.05 Ω, 0.25 W, 1% resistor | |
| 1 to 2 | WSL-1206, 0.025 1% | 0.025 Ω, 0.25 W, 1% resistor | |
| 2 to 4 | WSL-1206, 0.015 1% | 0.015 Ω, 0.25 W, 1% resistor | Viahov Dala |
| 4 to 6 | WSL-2010, 0.010 1% | 0.010 Ω, 0.5 W, 1% resistor | Vishay Dale |
| 6 to 8 | WSL-2010, 0.007 1% | 0.007 Ω, 0.5 W, 1% resistor | |
| 8 to 10 | WSR-2, 0.005 1% | 0.005 Ω, 0.5 W, 1% resistor | |

Table 4. Some Current Sense Resistors

UNDERVOLTAGE LOCKOUT (UVLO)

The TPS2320/TPS2321 includes an undervoltage lockout (UVLO) feature that monitors the voltage present on the VREG pin. This feature will disable both external MOSFETs if the voltage on VREG drops below 2.78 V (nominal) and will re-enable normal operation when it rises above 2.85 V (nominal). Since VREG is fed from IN1 through a low-dropout voltage regulator, the voltage on VREG will track the voltage on IN1 within 50 mV. While the undervoltage lockout is engaged, both GATE1 and GATE2 are held low by internal PMOS pulldown transistors, ensuring that the external MOSFET transistors remain off at all times, even if all power supplies have fallen to 0 V.

SINGLE-CHANNEL OPERATION

Some applications may require only a single external MOS transistor. Such applications should use GATE1 and the associated circuitry (IN1, ISENSE1, ISET1, DISCH1). The IN2 pin should be grounded to disable the circuitry associated with the GATE2 pin.

POWER-UP CONTROL

The TPS2320/TPS2321 includes a 500 µs (nominal) startup delay that ensures that internal circuitry has sufficient time to start before the device begins turning on the external MOSFETs. This delay is triggered only upon the rapid application of power to the circuit. If the power supply ramps up slowly, the undervoltage lockout circuitry will provide adequate protection against undervoltage operation.

3-CHANNEL HOT-SWAP APPLICATION

Some applications require hot-swap control of up to three voltage rails, but may not explicitly require the sensing of the status of the output power on all three of the voltage rails. One such application is device bay, where dv/dt control of 3.3 V, 5 V, and 12 V is required. By using Channel 2 to drive both the 3.3-V and 5-V power rails and Channel 1 to drive the 12-V power rail, as is shown below, TPS2320/01 can deliver three different voltages to three loads while monitoring the status of two of the loads.






Figure 27. Three-Channel Application

Figure 28 shows ramp-up waveforms of the three output voltages.




Figure 28.



REVISION HISTORY

Note: Revision history for previous versions is not available. Page numbers of previous versions may differ.

| CI | Changes from Revision E (November 2006) to Revision F | | |
|----|---|---|--|
| • | Added text to ISENSE1, ISENSE2, ISET1, ISET2 pin description paragraph for clarification. | 3 | |
| • | Added additional V _I specs to ROC table for clarification | 4 | |
| • | Added minus sign to 40°C MIN T _J temperature | 4 | |

www.ti.com

23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|--------------|
| | (1) | (2) | | | (3) | (4) | (5) | | (6) |
| TPS2320ID | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TPS2320I |
| TPS2320ID.A | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TPS2320I |
| TPS2320IDR | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TPS2320I |
| TPS2320IDR.A | Active | Production | SOIC (D) 16 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TPS2320I |
| TPS2320IPW | Active | Production | TSSOP (PW) 16 | 90 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD2320I |
| TPS2320IPW.A | Active | Production | TSSOP (PW) 16 | 90 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD2320I |
| TPS2320IPWR | Active | Production | TSSOP (PW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD2320I |
| TPS2320IPWR.A | Active | Production | TSSOP (PW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD2320I |
| TPS2321ID | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TPS2321I |
| TPS2321ID.A | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TPS2321I |
| TPS2321IPW | Active | Production | TSSOP (PW) 16 | 90 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD2321I |
| TPS2321IPW.A | Active | Production | TSSOP (PW) 16 | 90 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD2321I |
| TPS2321IPWR | Active | Production | TSSOP (PW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD2321I |
| TPS2321IPWR.A | Active | Production | TSSOP (PW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PD2321I |

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS2320IDR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| TPS2321IPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com 23-May-2025



*All dimensions are nominal

| Device | Device Package Type | | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|-------------|---------------------|----|----------|------|-------------|------------|-------------|--|
| TPS2320IDR | SOIC | D | 16 | 2500 | 353.0 | 353.0 | 32.0 | |
| TPS2321IPWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 | |

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TPS2320ID | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| TPS2320ID.A | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| TPS2320IPW | PW | TSSOP | 16 | 90 | 530 | 10.2 | 3600 | 3.5 |
| TPS2320IPW.A | PW | TSSOP | 16 | 90 | 530 | 10.2 | 3600 | 3.5 |
| TPS2321ID | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| TPS2321ID.A | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| TPS2321IPW | PW | TSSOP | 16 | 90 | 530 | 10.2 | 3600 | 3.5 |
| TPS2321IPW.A | PW | TSSOP | 16 | 90 | 530 | 10.2 | 3600 | 3.5 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated