





Ultra low quiescent current linear voltage regulator

Features

- Ultra low quiescent current of 5 μA
- Wide input voltage range of 2.75 V to 42 V
- · Output current capacity up to 50 mA
- Off mode current less than 1 μA
- Low drop out voltage of typ. 100 mV @ 50 mA
- · Output current limit protection
- · Overtemperature shutdown
- Enable
- Available in PG-DSO-8 package
- · Wide temperature range
- Green Product (RoHS-compliant)
- · AEC Qualified

Potential applications

- · Applications with direct battery connection
- Transceiver supply
- On-board sensor supply
- · Infotainment, alarm, dashboard
- · RKE, immobilizer, gateway

Product validation

Qualified for automotive applications.

Product validation according to AEC-Q100.

Description

The TLS805B1 is a linear voltage regulator featuring wide input voltage range, low drop out voltage and ultra low quiescent current.

With an input voltage range of 2.75 V to 42 V and ultra low quiescent of only 5 μ A, the regulator is perfectly suitable for automotive or any other supply systems connected permanently to the battery.

The OPTIREG™ linear TLS805B1SJV is the adjustable output version with an accuracy of 2% and output current capability up to 50 mA.

The new regulation concept implemented in TLS805B1 combines fast regulation and very good stability while requiring only a small ceramic capacitor of 1 μ F at the output.

The tracking region starts already at input voltages of 2.75 V (extended operating range). This makes the TLS805B1 also suitable to supply automotive systems that need to operate during cranking condition.

Internal protection features like output current limitation and overtemperature shutdown are implemented to protect the device against immediate damage due to failures like output short circuit to GND, overcurrent and overtemperature.

The device can be switched on and off by the Enable feature. When the device is switched off, the current consumption is typically less than $1 \mu A$.

Choosing external components

An input capacitor $C_{\rm l}$ is recommended to compensate line influences. The output capacitor $C_{\rm Q}$ is necessary for the stability of the regulating circuit. Stability is specified at values $C_{\rm Q} \ge 1 \,\mu{\rm F}$ and an ESR $\le 100 \,\Omega$ within the whole operating range.

Туре	Package	Marking
TLS805B1SJV	PG-DSO-8	805B1V







Datasheet





Table of contents

	Table of contents	2
1	Block diagram	3
2	Pin configuration	4
2.1	Pin assignment in PG-DSO-8 package	4
2.2	Pin definitions and functions	4
3	General product characteristics	5
3.1	Absolute maximum ratings	5
3.2	Functional range	6
3.3	Thermal resistance	7
4	Block description and electrical characteristics	8
4.1	Voltage regulation	8
4.2	Typical performance characteristics voltage regulator	10
4.3	Current consumption	13
4.4	Typical performance characteristics current consumption	14
4.5	Enable	15
4.6	Typical performance characteristics enable	16
5	Application information	17
5.1	Application diagram	17
5.2	Selection of external components	17
5.2.1	Input pin	17
5.2.2	Output pin	17
5.3	Output voltage adjust	18
5.4	Thermal considerations	18
5.5	Reverse polarity protection	19
5.6	Further application information	19
6	Package outlines	20
7	Revision History	21
	Disclaimer	22

1 Block diagram



1 Block diagram




Figure 1 Block diagram

Datasheet

2 Pin configuration



2 Pin configuration

2.1 Pin assignment in PG-DSO-8 package




Figure 2 Pin configuration

2.2 Pin definitions and functions

Table 1 Pin definitions and functions

Pin	Symbol	Function
1	1	Input
		It is recommended to place a small ceramic capacitor (for example 100 nF) to GND, close to the IC terminals, in order to compensate line influences.
2	N.C.	Not connected
3	EN	Enable
		Integrated pull-down resistor.
		Enable the IC with high level input signal.
		Disable the IC with low level input signal.
4	GND	Ground
5	N.C.	Not connected
6	N.C.	Not connected
7	ADJ	Voltage adjustment
		Connect an external voltage divider to determine the output voltage.
8	Q	Output
		Connect an output capacitor C_Q to GND close to the IC's terminals, respecting the values specified for its capacitance and ESR in Functional range.

Datasheet

3 General product characteristics



3 General product characteristics

3.1 Absolute maximum ratings

Table 2 Absolute maximum ratings 1)

 $T_i = -40$ °C to +150°C; all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or Test	Number
		Min.	Тур.	Max.		Condition	
Voltage input I, Enable EN		•	·		<u> </u>		
Voltage	$V_{\rm I}, V_{\rm EN}$	-0.3	_	45	V	_	P_4.1.1
Voltage output Q			·				
Voltage	V_{Q}	-0.3	_	45	V	-	P_4.1.2
Voltage adjustment ADJ		•	·	•			·
Voltage	V_{ADJ}	-0.3	_	7	V	-	P_4.1.3
Temperatures		•					
Junction temperature	Tj	-40	_	150	°C	-	P_4.1.4
Storage temperature	$T_{\rm stg}$	-55	_	150	°C	-	P_4.1.5
ESD robustness		•					
ESD robustness all pins (HBM)	V _{ESD,HBM}	-2	_	2	kV	2)	P_4.1.6
ESD robustness all pins (CDM)	V _{ESD,CDM}	-750	_	750	V	³⁾ at all pins	P_4.1.7

¹⁾ Not subject to production test, specified by design.

Notes:

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD robustness, Human Body Model (HBM) according to ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF)

³⁾ ESD robustness, Charged Device Model (CDM) according JEDEC JESD22-C101

Datasheet

3 General product characteristics



Functional range 3.2

Table 3 **Functional range**

Parameter	Symbol		Values		Unit	Note or Test	Number
		Min.	Тур.	Max.		Condition	
Input voltage range	V _I	$V_{\rm Q,nom} + V_{\rm dr}$	_	42	V	1)	P_4.2.1
Extended input voltage range	$V_{\rm I,ext}$	2.75	_	42	V	2)	P_4.2.2
Output capacitor	C_{Q}	1	_	_	μF	3) 4)	P_4.2.3
Output capacitor's ESR	$ESR(C_Q)$	_	_	100	Ω	4)	P_4.2.4
Junction temperature	$T_{\rm j}$	-40	_	150	°C	_	P_4.2.5

- 1) Output current is limited internally and depends on the input voltage, see Electrical characteristics for more details.
- 2) 3) 4) When V_{l} is between $V_{l,ext,min}$ and $V_{Q,nom} + V_{dr}$, $V_{Q} = V_{l} - V_{dr}$. When V_{l} is below $V_{l,ext,min}$, V_{Q} can drop down to 0 V.
- The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%.
- Not subject to production testing, specified by design.

Note:

Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

Datasheet

3 General product characteristics



3.3 Thermal resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to

www.jedec.org.

Table 4 Thermal resistance TLS805B1 in PG-DSO-8 package¹⁾

Parameter	Symbol		Values	5	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Junction to case	R_{thJC}	_	40	_	K/W	-	P_4.3.1
Junction to ambient	R _{thJA}	_	114	_	K/W	²⁾ 2s2p board	P_4.3.2
Junction to ambient	R_{thJA}	_	172	_	K/W	³⁾ 1s0p board, footprint only	P_4.3.3
Junction to ambient	R_{thJA}	_	139	_	K/W	3) 1s0p board, 300 mm ² heatsink area on PCB	P_4.3.4
Junction to ambient	R_{thJA}	_	133	-	K/W	³⁾ 1s0p board, 600 mm ² heatsink area on PCB	P_4.3.5

¹⁾ Not subject to production test, specified by design.

Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board. The product (chip and package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 2 inner copper layers (2 × 70 μ m Cu, 2 × 35 μ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

³⁾ Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board. The product (chip and package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 1 copper layer (1 x 70 μ m Cu).

4 Block description and electrical characteristics



4 Block description and electrical characteristics

4.1 Voltage regulation

The output voltage V_Q is divided by a resistor network. This fractional voltage is compared to an internal voltage reference and the pass transistor is driven accordingly.

The control loop stability depends on the output capacitor C_Q , the load current, the chip temperature and the internal circuit structure. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistance ESR requirements given in Functional range have to be maintained. For details see the typical performance graph Output capacitor equivalent series resistance ESR (C_Q) versus output current C_Q . Since the output capacitor is used to buffer load steps, it should be sized according to the application's needs.

An input capacitor C_1 is not required for stability, but is recommended to compensate line fluctuations. An additional reverse polarity protection diode and a combination of several capacitors for filtering should be used, in case the input is connected directly to the battery line. Connect the capacitors close to the regulator terminals.

In order to prevent overshoots during start-up, a smooth ramping up function is implemented. This ensures almost no overshoots during start-up, mostly independent from load and output capacitance.

Whenever the load current exceeds the specified limit, for example in case of a short circuit, the output current is limited and the output voltage decreases.

The overtemperature shutdown circuit prevents the IC from immediate destruction under fault conditions (for example output continuously short-circuit) by switching off the power stage. After the chip has cooled down, the regulator restarts. This oscillatory thermal behavior causes the junction temperature to exceed the maximum rating of 150°C and can significantly reduce the IC's lifetime.




Figure 3 Block diagram voltage regulation

Datasheet

4 Block description and electrical characteristics



Table 5 Electrical characteristics

 $T_{\rm j}$ = -40°C to +150°C, $V_{\rm l}$ = 13.5 V, all voltages with respect to ground (unless otherwise specified). Typical values are given at $T_{\rm j}$ = 25°C, $V_{\rm l}$ = 13.5 V.

Parameter	Symbol		Values	;	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Output voltage precision	$\Delta V_{ m Q}$	-2	-	2	%	1) 50 μ A $\leq I_Q \leq$ 50 mA, $V_Q + V_{dr} \leq V_I \leq$ 28 V, $V_I \geq$ 3 V,	P_5.1.1
Output voltage precision	$\Delta V_{ m Q}$	-2	_	2	%	$R_2 \le 250 \text{ k}\Omega$ $50 \mu\text{A} \le I_Q \le 25 m\text{A},$ $V_Q + V_{dr} \le V_l \le 42 \text{ V},$ $V_l \ge 3 \text{ V},$ $R_2 \le 250 \text{ k}\Omega$	P_5.1.2
Output current limitation	$I_{Q,lim}$	51	85	120	mA	$0 \text{ V} \le V_{\text{Q}} \le V_{\text{Q,nom}} - 0.1 \text{ V}$	P_5.1.3
Line regulation steady-state	$\Delta V_{ m Q,line}$	-	1	20	mV	$I_Q = 1 \text{ mA}, 6 \text{ V} \le V_1 \le 32 \text{ V}$	P_5.1.4
Load regulation steady-state	$\Delta V_{ m Q,load}$	-20	-1	-	mV	$V_1 = 6 \text{ V},$ 50 $\mu \text{A} \le I_{\text{Q}} \le 50 \text{ mA}$	P_5.1.5
Dropout voltage $V_{dr} = V_I - V_Q$	V _{dr}	_	100	300	mV	$^{2)}I_Q = 50 \text{ mA}, V_1 = 5.4 \text{ V}$	P_5.1.6
Reference voltage	$V_{\rm ref}$	1.17	1.2	1.23	V	-	P_5.1.7
Output voltage adjustable Range	$V_{ m Q,Range}$	1.2	-	V _I - V _{dr}	V	V _I < 42 V	P_5.1.8
Ripple rejection	PSRR	_	60	-	dB	$J_{Q} = 50 \text{ mA}, V_{Q} = 1.2 \text{ V},$ $J_{ripple} = 100 \text{ Hz},$ $J_{ripple} = 0.5 J_{p-p}$	P_5.1.9
Overtemperature shutdown threshold	$T_{\rm j,sd}$	151	175	_	°C	³⁾ T _j increasing	P_5.1.10
Overtemperature shutdown threshold hysteresis	$T_{\rm j,sdh}$	-	10	_	K	³⁾ T _j decreasing	P_5.1.11

¹⁾ Referring to the device tolerance only, the tolerance of the resistor divider can cause additional deviation. Parameter is tested with the ADJ pin directly connected to the output pin Q.

²⁾ Measured when the output voltage V_0 has dropped 100 mV from the nominal value obtained at V_1 = 13.5 V.


³⁾ Not subject to production test, specified by design.

4 Block description and electrical characteristics




4.2 Typical performance characteristics voltage regulator


Output voltage V_Q versus junction temperature T_i




Output current $I_{\mathbb{Q}}$ versus input voltage $V_{\mathbb{I}}$



Dropout voltage V_{dr} versus junction temperature T_i



Dropout voltage V_{dr} versus output current I_{O}




Datasheet


4 Block description and electrical characteristics




Load regulation $\Delta V_{\rm Q,load}$ versus output current $I_{\rm Q}$




Output voltage V_Q versus input voltage V_I



Line regulation $\Delta V_{\rm Q,line}$ versus input voltage $V_{\rm I}$



Power supply ripple rejection *PSRR* versus ripple frequency f_r




Datasheet

4 Block description and electrical characteristics



Output capacitor equivalent series resistance $\mathsf{ESR}(C_{\mathbb{Q}})$ versus output current $I_{\mathbb{Q}}$



Datasheet

4 Block description and electrical characteristics



4.3 Current consumption

Table 6 Electrical characteristics current consumption

 $T_{\rm i}$ = -40°C to +150°C, $V_{\rm I}$ = 13.5 V (unless otherwise specified).


Parameter	Symbol		Values	;	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Current consumption $I_q = I_1$	$I_{\rm q,off}$	-	-	1	μΑ	$V_{\rm EN} \le 0.4 \text{V}, T_{\rm j} < 105 ^{\circ} \text{C}$	P_5.3.1
Current consumption $I_q = I_1 - I_Q$	Iq	-	5	7.5	μΑ	$I_{Q} = 50 \mu A, T_{j} = 25^{\circ} C$	P_5.3.2
Current consumption $I_q = I_1 - I_Q$	Iq	-	6	10	μΑ	$I_{\rm Q}$ = 50 μ A, $T_{\rm j}$ < 105°C	P_5.3.3
Current consumption $I_q = I_1 - I_Q$	Iq	-	6.5	11	μΑ	$I_Q = 50 \mu A, T_j < 125^{\circ}C$	P_5.3.4
Current consumption $I_q = I_1 - I_Q$	Iq	-	6.5	11	μΑ	$I_{\rm Q}$ = 50 mA, $T_{\rm j}$ < 125°C	P_5.3.5

4 Block description and electrical characteristics




4.4 Typical performance characteristics current consumption


Current consumption I_q versus output current I_Q




Current consumption I_q versus junction temperature T_i



Current consumption I_q versus input voltage V_I



Current consumption in OFF mode $I_{q,off}$ versus junction temperature T_i



Datasheet

4 Block description and electrical characteristics



4.5 Enable

The device can be switched on and off by the Enable feature. Connect a HIGH level as specified below (for example the battery voltage) to pin EN to enable the device; connect a LOW level as specified below (for example GND) to switch it off. The Enable function has a build-in hysteresis to avoid toggling between ON/OFF state, if signals with slow slopes are applied to the EN input.

Table 7 Electrical characteristics enable

 $T_{\rm j}$ = -40°C to +150°C, $V_{\rm l}$ = 13.5 V, all voltages with respect to ground (unless otherwise specified). Typical values are given at $T_{\rm j}$ = 25°C, $V_{\rm l}$ = 13.5 V.

Parameter	Symbol		Values		Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Enable high level input voltage	V _{EN,H}	2	_	_	V	V _Q settled	P_5.5.1
Enable low level input voltage	$V_{EN,L}$	_	_	0.8	V	$V_{\rm Q} \le 0.1 \rm V$	P_5.5.2
Enable high level input current	I _{EN,H}	_	_	4	μΑ	V _{EN} = 5 V	P_5.5.3
Enable internal pull-down resistor	R _{EN}	1.25	2	3.5	ΜΩ	-	P_5.5.4


Datasheet

4 Block description and electrical characteristics



4.6 Typical performance characteristics enable

Enable input current I_{EN} versus enable input voltage V_{EN}



Datasheet

5 Application information



5 Application information

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

5.1 Application diagram




Figure 4 Application diagram

5.2 Selection of external components

5.2.1 Input pin

The typical input circuitry for a linear voltage regulator is shown in the application diagram above.

A ceramic capacitor at the input, in the range of 100 nF to 470 nF, is recommended to filter out the high frequency disturbances imposed by the line for example ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10 μ F to 470 μ F is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to overvoltage.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in case of possible external disturbances.

5.2.2 Output pin

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement to the output capacitor is given in Functional range. The graph, Output capacitor equivalent series resistance $ESR(C_0)$ versus output current I_0 shows the stable operation range of the device.

TLS805B1 is designed to be stable with extremely low ESR capacitors. According to the automotive environment, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator's output and GND pins and on the same side of the PCB as the regulator itself.

Datasheet

5 Application information



In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

5.3 Output voltage adjust

The output voltage of TLS805B1SJV can be adjusted between 1.2 V and V_l - V_{dr} by an external resistor divider, connected to the adjust pin ADJ, as shown in Figure 4.

The pin ADJ is connected to the error amplifier comparing the voltage at this pin with the internal reference voltage of typically 1.2 V.

The output voltage can be easily calculated, neglecting the current flowing into the ADJ pin:

$$V_Q = \frac{R_1 + R_2}{R_2} \times V_{ref} \tag{1}$$

with

- V_{ref}: internal reference voltage, typically 1.2 V
- R₁: resistor between regulator output Q and adjust pin ADJ
- R₂: resistor between adjust pin ADJ and GND

The bigger the resistors R1 and R2, the less the current flowing through the resistor divider. However, using too big resistors makes the current flowing into the ADJ pin non-negligible. In order to neglect the current flowing into the ADJ pin, the values of R1 and R2 should be selected fulfilling the criteria $R_2 \le 250 \text{ k}\Omega$.

To set the output voltage to 1.2 V, the adjust pin ADJ should be directly connected to the output pin Q.

Take into consideration that an additional error to the output voltage tolerance may be introduced by the accuracy of the resistors R_1 and R_2 .

5.4 Thermal considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

$$P_D = (V_I - V_Q) \times I_Q + V_I \times I_q \tag{2}$$

with

- P_D: continuous power dissipation
- V_I: input voltage
- V_O: output voltage
- I_O: output current
- I_a: quiescent current

The maximum acceptable thermal resistance R_{thJA} can then be calculated:

$$R_{thJA,\,\text{max}} = \frac{T_{j,\,\text{max}} - T_a}{P_D} \tag{3}$$

with

- T_{i,max}: maximum allowed junction temperature
- T_a: ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in Thermal resistance.

Datasheet

5 Application information



Example

= 151.2 K/W

```
Application conditions:

V_{\rm I} = 13.5 \text{ V}

V_{\rm Q} = 5 \text{ V}

I_{\rm Q} = 35 \text{ mA}

T_{\rm a} = 105^{\circ}\text{C}

Calculation of R_{\rm thJA,max}:

P_{\rm D} = (V_{\rm I} - V_{\rm Q}) \times I_{\rm Q} + V_{\rm I} \times I_{\rm Q}

= (13.5 \text{ V} - 5 \text{ V}) \times 35 \text{ mA} + 13.5 \text{ V} \times 0.0115 \text{ mA}

= 0.2975 \text{ W}

R_{\rm thJA,max} = (T_{\rm j,max} - T_{\rm a})/P_{\rm D}

= (150^{\circ}\text{C} - 105^{\circ}\text{C})/0.2975 \text{ W}
```

As a result, the PCB design must ensure a thermal resistance R_{thJA} lower than 151.2 K/W. According to Thermal resistance, at least 300 mm² heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

5.5 Reverse polarity protection

TLS805B1 is not self protected against reverse polarity faults. To protect the device against negative supply voltage, an external reverse polarity diode is needed, as shown in Figure 4. The absolute maximum ratings of the device as specified in Chapter 3.1 must be respected.

5.6 Further application information

For further information you may contact http://www.infineon.com

6 Package outlines



6 Package outlines




Figure 5 PG-DSO-8

Green product (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: www.infineon.com/packages

Datasheet

7 Revision History



7 Revision History

Revision	Date	Changes
1.21	2025-02-07	Editorial changes and template update
		Removal of TLS805B1LDV discontinued PG-TSON-10 package option
1.20	2016-01-11	New variant TLS805B1LDV in PG-TSON-10 package added
1.10	2015-11-02	Functional range of the Enable input voltage defined.
		Document style updated.
		Typical performance graph Load Regulation updated.
		Removal of TLS805B1LDV discontinued PG-TSON-10 package option
		Editorial changes
1.00	2015-02-05	Datasheet - Initial version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2025-02-07 Published by Infineon Technologies AG 81726 Munich, Germany

© 2025 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference IFX-dnk1719210858999 Z8F54924186

Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.