

## Description

The AP22970 is a single-channel load switch with controlled turn-on and active output discharge path in an ultra-compact size.

The AP22970 contains an N-channel MOSFET that can operate over an input voltage range of 0.65V to 3.6V and switch currents up to 4A. An integrated charge pump biases the NMOS switch to achieve a minimum switch ON resistance ( $R_{ON}$ ). The switch is controlled by an on-and-off input (ON), which is capable of interfacing directly with low-voltage control signals.

The AP22970 includes thermal shutdown when the junction temperature is above the threshold, turning the switch off. The switch turns on again when the junction temperature stabilizes to a safe range.


The AP22970 has a 150Ω on-chip resistor for quick discharge of the output when the switch is disabled to avoid any unknown states caused by a floating supply to the downstream load.

The AP22970 is available in the ultra-small X1-WLB1909-8 package.

## Applications

- Laptops, tablet PCs
- Smartphones
- Telecom
- Storage

## Pin Assignments




## Features

- Integrated Single-Channel Load Switch
- 0.65V to 3.6V Input Voltage Range
- Ultra-Low  $R_{ON}$ 
  - Typ. 4.7mΩ at  $V_{IN} = 1.8V$
  - Typ. 5.1mΩ at  $V_{IN} = 1.05V$
  - Typ. 6.4mΩ at  $V_{IN} = 0.65V$
- 4A Maximum Continuous Current
- Low Quiescent Current of typ. 30μA at  $V_{IN} > 1.2V$
- Low Shutdown Current of typ. 1μA at  $V_{IN} > 1.8V$
- Controlled Slew Rate to Reduce Inrush Current
  - Turn-ON time ( $t_{ON}$ ) = 1,530μs at  $V_{IN} = 3.6V$
  - Turn-ON time ( $t_{ON}$ ) = 815μs at  $V_{IN} = 0.65V$
- Quick Output Discharge of 150Ω (QOD)
- Low-Voltage Logic Enable of 0.71V for  $V_{IH}$
- Active HIGH operation
- Thermal Shutdown (TSD)
- ESD Protection: 2kV of HBM and 1kV of CDM
- Smaller Form-Factor Package: X1-WLB1909-8
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1&2)**
- **Halogen and Antimony Free. "Green" Device (Note 3)**
- **For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please [contact us](mailto:contact@diodes.com) or your local Diodes representative. <https://www.diodes.com/quality/product-definitions/>**

- Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
  2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
  3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.


**Typical Applications Circuit**



**Pin Descriptions**

Pin Name	Pin Number	Function
VIN	A2, B2, C2	Power Switch Input. Place bypass capacitor to GND.
VOUT	A1, B1, C1	Power Switch Output. Place bypass capacitor to GND.
ON	D2	Active HIGH enable input. Do not leave floating.
GND	D1	Ground

**Functional Block Diagram**



### Absolute Maximum Ratings (@ $T_A = +25^\circ\text{C}$ , unless otherwise specified.) (Note 4)

Symbol	Parameter	Ratings	Unit
ESD HBM	Human Body ESD Protection	$\pm 2$	kV
ESD CDM	Charged Device Model ESD Protection	$\pm 1$	kV
$V_{IN}$	Input Voltage at VIN pin	-0.3 to +4	V
$V_{OUT}$	Output Voltage at VOUT pin	-0.3 to +4	V
$V_{ON}$	Voltage at ON pin	-0.3 to +4	V
$I_L$	Load Current	4	A
$I_{PLS}$	Maximum Pulsed Switch Current, Pulse < 300 $\mu\text{s}$ , 2% duty cycle	6	A
$T_{J(max)}$	Maximum Junction Temperature	Internally Limited	$^\circ\text{C}$
$T_{STG}$	Storage Temperature	-65 to +150	$^\circ\text{C}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance (Notes 5)	53.71	$^\circ\text{C}/\text{W}$
$R_{\theta JC(top)}$	Junction-to-Case (Top) Thermal Resistance (Notes 5)	1.12	$^\circ\text{C}/\text{W}$
$R_{\theta JB}$	Junction-to-Board Thermal Resistance (Notes 5)	12.17	$^\circ\text{C}/\text{W}$
$\Psi_{JT}$	Junction-to-Top Characterization Parameter (Notes 5)	0.38	$^\circ\text{C}/\text{W}$
$\Psi_{JB}$	Junction-to-Board Characterization Parameter (Notes 5)	12.14	$^\circ\text{C}/\text{W}$
$R_{\theta JC(bot)}$	Junction-to-Case (Bot) Thermal Resistance (Notes 5)	8.26	$^\circ\text{C}/\text{W}$

- Notes:
- Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.
  - $R_{\theta JA}$  and  $R_{\theta JC}$  are measured at  $T_A = 25^\circ\text{C}$  on a high effective thermal conductivity four-layer test board per JEDEC 51-7.

### Recommended Operating Conditions (@ $T_A = +25^\circ\text{C}$ , unless otherwise specified.) (Note 6)

Symbol	Parameter	Min	Max	Unit
$V_{IN}$	Input Voltage	0.65	3.6	V
$V_{OUT}$	Output Voltage	—	$V_{IN}$	V
$T_A$	Operating Ambient Temperature	-40	+105	$^\circ\text{C}$
$V_{IH}$	ON Input Logic HIGH Voltage	0.71	3.6	V
$V_{IL}$	ON Input Logic LOW Voltage	0	0.46	V

- Note: 6. Refer to the typical application circuit

**Electrical Characteristics**


 (T<sub>A</sub> = -40°C to +105°C, V<sub>IN</sub> = 0.65 V to 3.6 V, C<sub>IN</sub> = 1 μF and C<sub>L</sub> = 0.1 μF. Typical values are at T<sub>A</sub> = +25°C, unless otherwise specified.)

Symbol	Parameter	Test Conditions		Min	Typ	Max	Unit	
<b>Device</b>								
I <sub>Q</sub>	Quiescent Current	V <sub>OUT</sub> = Open, Switch enabled	V <sub>IN</sub> > 1.2V	T <sub>A</sub> = -40°C to 85°C		30	65	μA
				T <sub>A</sub> = -40°C to 105°C			75	
			V <sub>IN</sub> ≤ 1.2V	T <sub>A</sub> = -40°C to 85°C		20	50	
				T <sub>A</sub> = -40°C to 105°C			55	
I <sub>SD</sub>	Shutdown Current	V <sub>OUT</sub> = GND, Switch enabled	V <sub>IN</sub> > 1.8V	T <sub>A</sub> = -40°C to 85°C		1	7.5	
				T <sub>A</sub> = -40°C to 105°C			18	
			V <sub>IN</sub> ≤ 1.8V	T <sub>A</sub> = -40°C to 85°C		0.9	5	
				T <sub>A</sub> = -40°C to 105°C			9.5	
I <sub>LEAK_ON</sub>	ON Input Leakage	V <sub>ON</sub> = 0V to 3.6V, T <sub>A</sub> = -40°C to 105°C				0.1	μA	
R <sub>DIS</sub>	Output Discharge Resistance	I <sub>DIS</sub> = 3mA, Switch disabled	V <sub>IN</sub> = 3.6V	T <sub>A</sub> = -40°C to 105°C		150	Ω	
			V <sub>IN</sub> = 0.65V			710		
TSDN	Thermal Shutdown	Threshold				170	°C	
		Hysteresis				30		
<b>Power Switch</b>								
R <sub>ON</sub>	ON Resistance	I <sub>OUT</sub> = 200mA, T <sub>A</sub> = 25°C	V <sub>IN</sub> ≥ 1.8V		4.7	8.5	mΩ	
			V <sub>IN</sub> = 1.2V		4.9	9.1		
			V <sub>IN</sub> = 1.05V		5.1	9.4		
			V <sub>IN</sub> = 0.65V		6.4	11.5		
		I <sub>OUT</sub> = 200mA, T <sub>A</sub> = -40°C to 85°C	V <sub>IN</sub> ≥ 1.8V			9.5		
			V <sub>IN</sub> = 1.2V			10.1		
			V <sub>IN</sub> = 1.05V			10.4		
			V <sub>IN</sub> = 0.65V			12.5		
		I <sub>OUT</sub> = 200mA, T <sub>A</sub> = -40°C to 105°C	V <sub>IN</sub> ≥ 1.8V			11.5		
			V <sub>IN</sub> = 1.2V			12.1		
			V <sub>IN</sub> = 1.05V			12.4		
			V <sub>IN</sub> = 0.65V			14.5		


## Switching Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
<b><math>V_{IN} = V_{ON} = 3.6V</math>, <math>T_A = 25^\circ C</math> (Unless otherwise noted)</b>						
$t_{ON}$	Output Turn ON Time	$RL = 10\Omega$ , $CL = 0.1\mu F$		1530		$\mu s$
$t_{DOFF}$	OFF Delay Time			3.2		
$t_{RISE}$	Output Rise Time			985		
$t_{FALL}$	Output Fall Time			1.8		
$t_{DON}$	ON Delay Time			550		
<b><math>V_{IN} = 1.8V</math>, <math>V_{ON} = 3.6V</math>, <math>T_A = 25^\circ C</math> (Unless otherwise noted)</b>						
$t_{ON}$	Output Turn ON Time	$RL = 10\Omega$ , $CL = 0.1\mu F$		1170		$\mu s$
$t_{DOFF}$	OFF Delay Time			4.9		
$t_{RISE}$	Output Rise Time			645		
$t_{FALL}$	Output Fall Time			2.2		
$t_{DON}$	ON Delay Time			525		
<b><math>V_{IN} = 0.65V</math>, <math>V_{ON} = 3.6V</math>, <math>T_A = 25^\circ C</math> (Unless otherwise noted)</b>						
$t_{ON}$	Output Turn ON Time	$RL = 10\Omega$ , $CL = 0.1\mu F$		815		$\mu s$
$t_{DOFF}$	OFF Delay Time			61		
$t_{RISE}$	Output Rise Time			320		
$t_{FALL}$	Output Fall Time			6.3		
$t_{DON}$	ON Delay Time			495		


**Typical  $t_{ON}/t_{OFF}$  Waveforms**




**Typical Performance Characteristics**



**Typical Performance Characteristics**



**Typical Performance Characteristics**



## Application Information

### Enable/Disable CONTROL

The ON pin controls the state of the power switch. The AP22970 is enabled when the ON pin is asserted high, and disabled when the ON pin is asserted low. The ON input is compatible with both TTL and CMOS logic. This pin cannot be left floating and must be tied either high or low for proper functionality.

### INPUT CAPACITOR

A capacitor needs to be placed between VIN and GND to limit the voltage drop on the input supply when the switch turns on into a discharged load capacitor (resulting in a transient inrush current). Use a 1µF capacitor or a larger value for high-current applications. Place the capacitor close to the VIN pins.

### OUTPUT CAPACITOR

Because of the integrated body diode in the NMOS switch, a  $C_{IN}$  greater than  $C_{OUT}$  is highly recommended. A  $C_{OUT}$  that is greater than  $C_{IN}$  can cause the VOUT to exceed VIN when the system supply is removed. This may result in current flow through the body diode from VOUT to VIN. A  $C_{IN}$  to  $C_{OUT}$  ratio of 10 to 1 is recommended for minimizing VIN dip caused by inrush currents during startup; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) may cause slightly more VIN dip upon turn-on because of inrush currents.

### OUTPUT DISAHRGE

The AP22970 includes a QOD feature. When the switch is disabled, an internal discharge resistance is connected between VOUT and GND to remove the remaining charge from the output. This resistance has a typical value of 150Ω and prevents the output from floating while the switch is disabled.

### THERMAL CONSIDERATOIN

The maximum junction temperature should be restricted to +125°C under normal operating conditions. The maximum allowable power dissipation,  $P_{D(MAX)}$ , can be calculated as:


$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where,


- $T_{J(MAX)}$  is the maximum operating junction temperature.
- $T_A$  is the ambient temperature of the device
- $\theta_{JA}$  is the junction-to-air thermal impedance

### BOARD LAYOUT

A good PCB layout is important for improving the thermal performance of the device. All trace lengths should be kept as short as possible. Place the input and output capacitors close to the device to minimize the effects of parasitic inductance. The input and output PCB traces should be as wide as possible.



**Ordering Information**




Orderable Part Number	QOD	Package Code	Package	Packing		
				Quantity	Carrier	Part Number Suffix
AP22970	YES	GD8	X1-WLB1909-8	3,000	7" Tape and Reel	-7

**Marking Information**

X1-WLB1909-8

(Top View)




- XX : Identification Code
- Y : Year : 0~9
- W : Week : A~Z : week 1~26;
- a~z : week 27~52 ; z represents week 52 and 53
- X : Internal Code

Part Number	Package	Identification Code
AP22970GD8-7	X1-WLB1909-8	H7

**Package Outline Dimensions**

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

X1-WLB1909-8




X1-WLB1909-8			
Dim	Min	Max	Typ
A	0.430	0.500	0.465
A1	0.15	0.19	0.17
A2	0.275	0.315	0.295
b	0.21	0.25	0.23
D	1.85	1.91	1.88
E	0.85	0.91	0.88
e	--	--	0.50
e1	--	--	1.50
All Dimensions in mm			

**Suggested Pad Layout**

Please see <http://www.diodes.com/package-outlines.html> for the latest version.


X1-WLB1909-8



Dimensions	Value (in mm)
C	0.500
D	0.230

**Taping Orientation**

Package Type: X1-WLB1909-8  
Orientation: Top Left Pin1 Orientation



Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width (mm)	Carrier Tape	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
X1-WLB1909-8	CPC000223	8	3000	178.0	8.4	Haolin WLB1909	1.0	2.04	0.60	4.0	2.0	2.0	8.0	Q1

**IMPORTANT NOTICE**

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.  
All other trademarks are the property of their respective owners.  
© 2025 Diodes Incorporated. All Rights Reserved.

[www.diodes.com](http://www.diodes.com)