

Integrated Device Technology, Inc.

FAST CMOS OCTAL BUFFER/LINE DRIVER

IDT54/74FCT240T/AT/CT
IDT54/74FCT241T/AT/CT
IDT54/74FCT244T/AT/CT
IDT54/74FCT540T/AT/CT
IDT54/74FCT541T/AT/CT

FEATURES:


- IDT54/74FCT240T/241T/244T/540T/541T equivalent to FAST™ speed and drive
- IDT54/74FCT240AT/241AT/244AT/540AT/541AT 25% faster than FAST™
- IDT54/74FCT240CT/241CT/244CT/540CT/541CT up to 55% faster than FAST™
- True TTL input and output compatible
 - V_{OH} = 3.3V (typ.)
 - V_{OL} = 0.3V (typ.)
- I_{OL} = 64mA (commercial) and 48mA (military)
- CMOS power levels (1mW typ. static)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B
- Meets or exceeds JEDEC Standard 18 specifications

DESCRIPTION:

The IDT octal buffer/line drivers are built using advanced CEMOS™, a dual metal CMOS technology. The IDT54/74FCT240T/AT/CT, IDT54/74FCT241T/AT/CT and IDT54/74FCT244T/AT/CT are designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitter/receivers which provide improved board density.


The IDT54/74FCT540T/AT/CT and IDT54/74FCT541T/AT/CT are similar in function to the IDT54/74FCT240T/AT/CT and IDT54/74FCT244T/AT/CT, respectively, except that the inputs and outputs are on opposite sides of the package. This pinout arrangement makes these devices especially useful as output ports for microprocessors and as backplane drivers, allowing ease of layout and greater board density.

FUNCTIONAL BLOCK DIAGRAMS



IDT54/74FCT240T


2565 cnv* 01



IDT54/74FCT241T/244T

*OE B for 241T, OE B for 244T

2565 cnv* 02



IDT54/74FCT540T/541T

*Logic diagram shown for 'FCT540T. 'FCT541T is the non-inverting option.

2565 cnv* 03


CEMOS is a trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


JUNE 1990

PIN CONFIGURATIONS

IDT54/74FCT240T



**DIP/SOIC/CERPACK
TOP VIEW**




**LCC
TOP VIEW**


2565cnv* 04

2565cnv* 07

IDT54/74FCT241T/244T



**DIP/SOIC/CERPACK
TOP VIEW**




**LCC
TOP VIEW**

*OE_B for 241T, OE_B for 244T


2565cnv* 05

2565cnv* 08

IDT54/74FCT540T/541T



**DIP/SOIC/CERPACK
TOP VIEW**



**LCC
TOP VIEW**

*OE_B for 241T, OE_B for 244T

2565cnv* 06

2565cnv* 09

PIN DESCRIPTION

Pin Names	Description
$\overline{OE}A$, $\overline{OE}B$	3-State Output Enable Inputs (Active LOW)
$OE^{(1)}$	3-State Output Enable Input (Active HIGH)
Dxx	Inputs
Oxx	Outputs

NOTES:
1. OE for 241 only

2565 tbl 04

FUNCTION TABLE

Inputs ⁽¹⁾				Outputs ⁽¹⁾				
$\overline{OE}A$	$\overline{OE}B$	$OE^{(2)}$	D	240	241	244	540	541
L	L	H	L	H	L	L	H	L
L	L	H	H	L	H	H	L	H
H	H	L	X	Z	Z	Z	Z	Z

NOTE:
1. H = High Voltage Level
X = Don't Care
L = Low Voltage Level
Z = High Impedance
2. OE for 241 only.

2565 tbl 05

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to V_{CC}	-0.5 to V_{CC}	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	120	120	mA

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
2. Input and V_{CC} terminals only.
3. Outputs and I/O terminals only.

2565 tbl 01

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	6	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	8	12	pF

NOTE:
1. This parameter is measured at characterization but not tested.

2565 tbl 02

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 5%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions (1)		Min.	Typ. (2)	Max.	Unit
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _I = 2.7V	—	—	5	μA
I _{IL}	Input LOW Current	V _{CC} = Max.	V _I = 0.5V	—	—	-5	μA
I _{OZH}	High Impedance Output Current	V _{CC} = Max.	V _O = 2.7V	—	—	10	μA
I _{OZL}			V _O = 0.5V	—	—	-10	μA
I _I	Input HIGH Current	V _{CC} = Max., V _I = V _{CC} (Max.)		—	—	20	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA		—	-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _O = GND		-60	-120	-225	mA
V _{OH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -6mA MIL. I _{OH} = -8mA COM'L.	2.4	3.3	—	V
			I _{OH} = -12mA MIL. I _{OH} = -15mA COM'L.	2.0	3.0	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 48mA MIL. I _{OL} = 64mA COM'L.	—	0.3	0.55	V
V _H	Input Hysteresis	—		—	200	—	mV
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}		—	0.2	1.5	mA

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

2565 tbl 03

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	VCC = Max. VIN = 3.4V ⁽³⁾		—	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	VCC = Max. Outputs Open $\overline{OE}_A = \overline{OE}_B = \text{GND}$ or $\overline{OE}_A = \text{GND}, \overline{OE}_B = \text{VCC}$ One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	—	0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	VCC = Max. Outputs Open fi = 10MHz 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = \text{GND}$ or $\overline{OE}_A = \text{GND}, \overline{OE}_B = \text{VCC}$ One Bit Toggling	VIN = VCC VIN = GND	—	1.7	4.0	mA
			VIN = 3.4V VIN = GND	—	2.0	5.0	
		VCC = Max. Outputs Open fi = 2.5MHz 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = \text{GND}$ or $\overline{OE}_A = \text{GND}, \overline{OE}_B = \text{VCC}$ Eight Bits Toggling	VIN = VCC VIN = GND	—	3.2	6.5 ⁽⁵⁾	
			VIN = 3.4V VIN = GND	—	5.2	14.5 ⁽⁵⁾	

NOTES:

2565 tbl 06

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient.
- Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} \text{ DHNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input (VIN = 3.4V)
 DH = Duty Cycle for TTL Inputs High
 NT = Number of TTL Inputs at DH
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 fi = Input Frequency
 Ni = Number of Inputs at fi
 All currents are in milliamps and all frequencies are in megahertz.

6

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT240T

Symbol	Parameter	Condition ⁽¹⁾	54/74FCT240T				54/74FCT240AT				54/74FCT240CT				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay DN to ON	C _L = 50pF R _L = 500Ω	1.5	8.0	1.5	9.0	1.5	4.8	1.5	5.1	1.5	4.3	1.5	4.7	ns
t _{PZH} t _{PZL}	Output Enable Time		1.5	10.0	1.5	10.5	1.5	6.2	1.5	6.5	1.5	5.0	1.5	5.7	ns
t _{PHZ} t _{PLZ}	Output Disable Time		1.5	9.5	1.5	10.0	1.5	5.6	1.5	5.9	1.5	4.5	1.5	4.6	ns

2565 tbl 07

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT241T AND FCT244T

Symbol	Parameter	Condition ⁽¹⁾	54/74FCT241T/244T				54/74FCT241AT/244AT				54/74FCT241CT/244CT				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay DN to ON	C _L = 50pF R _L = 500Ω	1.5	6.5	1.5	7.0	1.5	4.8	1.5	5.1	1.5	4.1	1.5	4.6	ns
t _{PZH} t _{PZL}	Output Enable Time		1.5	8.0	1.5	8.5	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.5	ns
t _{PHZ} t _{PLZ}	Output Disable Time		1.5	7.0	1.5	7.5	1.5	5.6	1.5	5.9	1.5	5.2	1.5	5.7	ns

2565 tbl 08

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT540T AND FCT541T

Symbol	Parameter	Condition ⁽¹⁾	54/74FCT540T/541T				54/74FCT540AT/541AT				54/74FCT540CT/541CT				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH} t _{PHL}	Propagation Delay DN to ON IDT54/74FCT540T	C _L = 50pF R _L = 500Ω	1.5	8.5	1.5	9.5	1.5	4.8	1.5	5.1	1.5	4.3	1.5	4.7	ns
t _{PLH} t _{PHL}	Propagation Delay DN to ON IDT54/74FCT541T		1.5	8.0	1.5	9.0	1.5	4.8	1.5	5.1	1.5	4.1	1.5	4.6	ns
t _{PZH} t _{PZL}	Output Enable Time		1.5	10.0	1.5	10.5	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.5	ns
t _{PHZ} t _{PLZ}	Output Disable Time		1.5	9.5	1.5	10.0	1.5	5.6	1.5	5.9	1.5	5.2	1.5	5.7	ns


NOTES:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

2565tbl09

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

2565 tbl 10


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES



NOTES

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; Zo ≤ 50Ω; tr ≤ 2.5ns; tr ≤ 2.5ns.

2565 drw 10

ORDERING INFORMATION

IDT	XX	FCT	XXXX	X	X	
	Temp. Range		Device Type	Package	Process	
						Blank Commercial MIL-STD-883, Class B
						P Plastic DIP
						D CERDIP
						SO Small Outline IC
						L Leadless Chip Carrier
						E CERPACK
						240T Inverting Octal Buffer/Line Driver
						241T Non-Inverting Octal Buffer/Line Driver
						244T Non-Inverting Octal Buffer/Line Driver
						540T Inverting Octal Buffer/Line Driver
						541T Non-Inverting Octal Buffer/Line Driver
						240AT Fast Inverting Octal Buffer/Line Driver
						241AT Fast Non-Inverting Octal Buffer/Line Driver
						244AT Fast Non-Inverting Octal Buffer/Line Driver
						540AT Fast Inverting Octal Buffer/Line Driver
						541AT Fast Non-Inverting Octal Buffer/Line Driver
						240CT Super Fast Inverting Octal Buffer/Line Driver
						241CT Super Fast Non-Inverting Octal Buffer/Line Driver
						244CT Super Fast Non-Inverting Octal Buffer/Line Driver
						540CT Super Fast Inverting Octal Buffer/Line Driver
						541CT Super Fast Non-Inverting Octal Buffer/Line Driver
						54 -55°C to +125°C
						74 0°C to +70°C