



Doze, Idle and PMD Features of 8-Bit PIC® Microcontrollers

Authors: Mary Iva Rosario Salimbao

Mary Tamar Tan

Microchip Technology Inc.

INTRODUCTION

The demand for portable and battery-operated equipment increases as they are gaining more popularity in the market. With microcontrollers providing most of the control in such applications, they are also responsible for the highest system power consumption. Thus, managing the current draw of the MCU is essential to prolong battery life, increase system reliability, and improve the overall system performance.

This technical brief gives emphasis to three features of the 8-bit PIC[®] microcontrollers affecting the dynamic power consumption: Idle mode, Doze mode, and Peripheral Module Disable (PMD). This document covers the functionalities, operation and implementation of these modes. A few examples are also presented to highlight the advantages of these modes, especially on applications in which the MCU needs to run most of the time and cannot implement static power modes such as Sleep and Deep Sleep.

XLP TECHNOLOGY

Microchip's line of PIC microcontrollers implementing the XLP Technology features numerous choices of power modes which can be tailored on-the-fly, allowing the circuit to consume the least possible amount of current at different times.

The nanoWatt Technology (predecessor to XLP Technology) devices first introduced the Idle mode. With the aim of reducing more current consumption, XLP devices introduced more features which include both Doze and PMD. 8-bit PIC MCUs such as the PIC16(L)F183XX, PIC16(L)F188XX and PIC18(L)FK40 product families are only a few of the XLP devices featuring all the three modes. For a complete list of microcontrollers implementing the XLP Technology, visit www.microchip.com/xlp.

STATIC vs. DYNAMIC POWER

Power consumption in microcontrollers is actually categorized into two components: static power and dynamic power. This section provides a brief description of the two components; however, more emphasis will be given to dynamic power since it is most affected by the Idle, Doze, and PMD low-power features.

Static Power

The static power is the power consumed when the system clock is disabled and the code is not running. It is composed mainly of transistor leakage, the power used by supply voltage supervisors (e.g., BOR circuit) and the clocking of monitoring circuits (e.g., Watchdog Timer). Microchip's XLP devices feature the lowest static power consumption in the industry today, through its Sleep and Deep Sleep modes.

Dynamic Power

The dynamic power is the power consumed by the device when the system clock is active. It is mainly caused by the switching of CMOS logic during normal operation of the device. The primary factors affecting dynamic power include the supply voltage, switching frequency and the charging and discharging of load capacitance. Equation 1 shows the relationship between these factors.

EQUATION 1: DYNAMIC POWER

CONSUMPTION OF A CMOS DEVICE FOR A SINGLE CLOCK CYCLE

$$P = V^2 \bullet f \bullet C$$

Equation 1 shows that voltage (V) has the most significant effect on the dynamic power (P) consumption. Hence, the designer must select MCUs that can operate at lower voltages. However, this will require trade-offs between system power and cost if external interfaces have a defined minimum voltage requirement. An additional voltage regulator will not just increase the system cost but may also contribute to a much higher power loss than the dynamic power consumption when operating at a higher voltage.

Frequency (f) is the most variable factor among the three. However, reducing the clock frequency will have a negative impact on the MCU performance because it will also reduce the number of instructions that the CPU can execute at a given amount of time. But, there are instances that the CPU operation is neither critical nor necessary at all. The PIC microcontroller Doze feature allows the CPU frequency to slow down while the peripherals run at the configured clock frequency. The ratio of the CPU clock to the peripheral clock is configured through software. When CPU operation is not needed, putting the device in Idle mode can completely disable the CPU clock. For a detailed discussion on the two modes, refer to Section "Doze Mode" and Section "Idle Mode".

Clock gating contributes to power reduction by shutting off the clock on unused domains/modules, which in turn eliminate the transistor switching losses. PIC microcontrollers allow the user to control not just the device system clock but also the clock on each module through Peripheral Module Disable (PMD) registers (see Section "Peripheral Module Disable").

PIC® MCU POWER MODES

PIC microcontrollers, especially devices implementing the XLP Technology, allow the user to choose the most appropriate mode to optimize the power consumption of the device in different applications. These modes are summarized in Table 1.

TABLE 1: DIFFERENT POWER MODES/FEATURES IN 8-BIT PIC MCUs

Mode/Feature	CPU Clock (CLK _{CPU})	Peripheral Clock (CLK _{PER})	Power Consumption
Deep Sleep	Off	Off	Static
Sleep	Off	Off	Static
Idle	Off	On	Dynamic
Doze	On (CLK _{PER} /n)	On	Dynamic
Run	On	On	Dynamic
Peripheral Module Disable (PMD)	On or Off	Selectively-Disabled	Dynamic

As shown in Table 1, Sleep and Deep Sleep affect the static power consumption of the device because the system clock is completely disabled in these modes. Moreover, the peripheral clocks are still active during Doze and Idle which means that the device consumes dynamic power. PMD is actually not a Low-Power mode but it is a feature that can further reduce dynamic power on top of Doze and Idle.

Aside from the modes/features listed above, the user can also manipulate the MCU clock through on-the-fly clock switching and Two-Speed Start-up features.

The next sections will cover the three dynamic powersaving features in more detail.

DOZE MODE

As discussed in Section "Static vs. Dynamic Power", frequency is one of the main factors affecting the dynamic power consumption. Doze mode allows the user to manage both the CPU and peripheral clock switching frequencies. During this mode, the CPU operation and program memory access are reduced without affecting peripheral operation. This mode is useful in applications requiring the peripheral(s) to run in full speed while performing non-critical CPU operations.

Doze mode is enabled by setting the DOZEN bit to '1' in which the CPU executes instruction cycles according to the DOZE setting. The CPU clock is slowed down with a specific ratio to the peripheral clock which is selected through the DOZE<2:0> bits of the CPUDOZE register.

Ratio of Instruction to Peripheral Clock **Cycles**

The simplest method of visualizing Doze mode is by toggling a digital output pin continuously between high and low using different DOZE settings. The timing diagram for this sample application is depicted in Figure 1, using PIC16F18345. As shown in this figure, clearing the DOZEN bit allows the CPU to run at the same clock rate with the peripheral clock. On the contrary, setting this bit to '1' allows the CPU to execute only one instruction out of every N peripheral clock cycles, as defined by the DOZE<2:0> bits.




FIGURE 1: TIMING DIAGRAM FOR DIFFERENT DOZE SETTINGS

Consider the timing diagram of DOZE<2:0> = 010 or 1:8 CPU to peripheral clock ratio in Figure 1. Toggling the I/O pin high and low consumes two instruction cycles and occurs every 16 peripheral clock cycles, which is equal to a 2:16 or simply 1:8.

Doze Mode and Interrupts


The effects of an interrupt during Doze are determined by the Recover-on-Interrupt (ROI) and Doze-on-Exit (DOE) bits of the CPUDOZE Register.

If an interrupt occurs and the ROI bit is clear at the time of the interrupt, the Interrupt Service Routine (ISR) continues to execute at the rate selected by DOZE<2:0>. However, if the ROI bit is set to '1' when an interrupt occurs, the DOZEN bit is cleared and the CPU executes at full speed during ISR.

The DOE bit determines the CPU execution speed after exit from an ISR. If DOE is cleared, the DOZEN bit does not change and the CPU will continue to execute at a rate equal to its execution speed during ISR. On the other hand, setting DOE to '1' will also set the DOZEN bit to '1' upon exit and the CPU will execute at a slower rate determined by the DOZE<2:0> ratio.

Figure 2 illustrates a sample timing diagram for different ROI and DOE bits setting. This example shows an I/O pin toggled continuously and its behavior before, during, and after an ISR.

FIGURE 2: SAMPLE TIMING DIAGRAM FOR DIFFERENT ROI AND DOE SETTINGS



Effects of Doze on Supply Current

FIGURE 3: SUPPLY CURRENT vs. DOZE RATIO




Figure 3 shows the relationship of different DOZE ratios and the supply current using different clock sources at different frequencies. This example uses the PIC16F18345 with a supply voltage of 5V and all unused I/O pins set as inputs and pulled up to VDD, to allow only leakage current to pass through (refer to the device data sheet for the test conditions). It can be noticed from the figure that higher DOZE ratios result to lower power consumption. The figure also shows the significance of Doze, especially at higher frequencies where effects are more noticeable.

IDLE MODE

Idle mode is another dynamic power-saving feature in PIC microcontrollers. It can simply be considered as Doze with a ratio of 1:Infinity in which the CPU clock is completely shut off while the peripherals run at full speed.

This mode can be used to save power from wasteful executions of the CPU such as waiting for interrupts. While there are peripherals that can operate in Sleep mode, it is still not advisable for applications that need peripherals to operate in High Speed because internal RC oscillators typically run at lower frequencies.

Enabling Idle Mode

PIC16 and PIC18 devices can enter IDLE mode using the SLEEP instruction after the IDLE Enable bit is set (IDLEN=1). Executing SLEEP with IDLEN=0 will put the device to Sleep mode instead. The location of this bit, however, depends on the device used. For older devices wherein DOZE is unsupported, IDLEN is located in the Oscillator Control Register (OSCCON<7>). For new devices wherein DOZE is supported, the bit is located in the DOZE and IDLE Register (CPUDOZE<7>).

After issuing SLEEP (with IDLE enabled), the peripherals will continue to run with the configured system clock but the CPU will be completely disconnected from the clock source and will stop executing instructions.

Exiting Idle Mode

The only way to exit from Idle mode is through wake-up events such as Interrupt, WDT Time-out, or Reset. Devices wake-up on individual interrupts, regardless of the Global Interrupt Enable (GIE) bit setting. The GIE bit determines whether the program will direct the PIC device to the interrupt vector when an interrupt flag bit is set. After a wake-up event, the CPU returns to full operation.

Effect of Idle Mode on Supply Current

Figure 4 shows the effects of Idle mode on the PIC18F25K50 supply current using different clock sources at different frequencies. The device is supplied with 5V VDD and all unused I/O pins are configured as outputs pulled down to Vss, preventing the pins from consuming any additional current (refer to the device data sheet for the test conditions).




FIGURE 4: RELATIONSHIP OF SUPPLY CURRENT AND FREQUENCY IN RUN AND IDLE MODES

As shown in Figure 4, there is a significant reduction in supply current during Idle mode compared to Run mode. The differences are more evident when using high-frequency clock sources. It also shows that the device current draw depends upon the clock source. Internal oscillators are enabled when required,


resulting in slightly higher device current consumption when compared with using an external source of the same frequency.

Sample Application: Idle Mode during High-Speed ADC Conversion

PIC microcontrollers can perform ADC conversion independently from the CPU. To conserve power, the CPU can enter Sleep or Idle mode. Putting the device to Sleep allows the device to consume the lowest possible current. This method, however, imposes limits on the conversion speed. The ADC module can only run in Sleep mode when using the dedicated FRC or ADCRC oscillators as the conversion clock. These clock sources usually run at lower frequencies and are not advisable to use for high-speed conversion. Instead of Sleep, entering Idle mode can eliminate this conversion speed limitation. When the device is in Idle mode, the ADC can still utilize the FOSC system clock which can considerably speed up the ADC conversion time while consuming a reduced amount of current.

There are basically two methods of determining if an ADC conversion is completed: by polling the GO/DONE bit of ADCON0 or through an ADC interrupt. Figure 5 illustrates a flowchart on how to implement Idle mode during ADC conversion using ADC interrupt.

FIGURE 5: ADC CONVERSION IMPLEMENTING THE IDLE MODE



A sample code for this application is shown in Example 1.

EXAMPLE 1: SAMPLE CODE FOR ADC CONVERSION IMPLEMENTING THE IDLE MODE

```
//Enable Idle Mode
OSCCONbits.IDLEN = 1;
/*Insert codes to initialize the
ADC Interrupt*/
/*Insert codes to initialize and
start the ADC conversion*/
ADCONObits.GO_nDONE = 1;
//Enter Idle Mode
SLEEP();
/*wait for ADC interrupt event then
clear the interrupt flag after
conversion*/
PIR1bits.ADIF = 0;
//continue to main program
```

Because ADC interrupt is enabled, the device can wait until the interrupt flag sets after a conversion process is completed. The flag bit is then cleared through software for the next ADC conversion. This method saves more current than continuously polling the bit while waiting for the conversion to finish (see Figure 6).

Figure 6 shows that putting the device in Idle can significantly reduce current consumption. But, this is still not the lowest possible current that the device can achieve during ADC conversion. Using PMD can further reduce this current. The succeeding sections will discuss the details about this feature.

PERIPHERAL MODULE DISABLE

The Peripheral Module Disable (PMD) feature of XLP devices provides power reduction in addition to the other dynamic power-saving modes such as Doze and Idle. PMD eliminates wasteful clocking of unused peripherals.

The PMD bits are generically named "xxxMD" and are located in the PMDx Registers. For example, TMR0MD is the PMD bit for Timer TMR0. Setting the PMD bit completely shuts down the peripheral, effectively powering down all circuits and removing all clock sources. When implemented with either the Idle or Doze mode, the device can operate at the lowest possible power.

Some common modules that PMD can disable are timers, comparators, ADC/DAC modules, communication modules, and memory read/writes. Refer to the specific device data sheet for all the PMD supported modules.

Disabling a Module Using PMD

A specific module can be disabled by setting its respective PMD bit to '1'. When disabled, the module's clock is shut off and its registers are also unusable. The user will be unable to write any data, and all reads will only return "00h". Dedicated I/O pins either by default or by PPS will be used for the next priority module.

Enabling a Module Using PMD

Clearing a set PMD bit will re-enable a module in its Reset state. SFR data will reflect the POR Reset values. The module fully activates after at least one instruction cycle; only then the user can modify the SFRs.

PMD Bits vs. Module's Enable Bits

Aside from using PMD, clearing a module's enable bit, usually in the form of "xxxEN", from its respective control register also halts the peripheral's operation. Since a module is initialized with "xxxEN=0" by default, this option applies to previously running peripherals which are no longer required. But unlike PMD, users can still read or write its registers and the module continues to receive clock signals. Thus, unused peripherals still draw a minimal amount of current which PMD can completely eliminate. 'xxxEN' should be set if the user requires that specific peripheral to run in the later parts of the program.

Sample PMD Implementation

The ADC conversion code in Example 1 uses Idle mode to reduce power consumption. In this section, PMD is implemented to further minimize the current consumption during ADC conversion by disabling unused peripherals.

Since the sample code only uses the ADC module, the user can disable all the other modules at the beginning of the program by setting their respective PMD bits. The program will run exactly the same but with much lower power consumption. The sample code for this application using PIC18F25K50 is shown in Example 2


EXAMPLE 2: PMD REGISTERS SETTING FOR EXAMPLE 1

/*Set ALL PMD control bits*/
PMD0 = 0xFF;
PMD1 = 0xFF;

/*Clear ADCMD in PMD1<2> to enable the ADC Module*/
PMD1bits.ADCMD=0;
/*Continue to the Initialization codes and the main program*/

The power consumption for the ADC conversion implementing Idle and PMD on PIC18F25K50 are summarized in Figure 6.

FIGURE 6: COMPARISON OF SUPPLY CURRENT FOR THE ADC CONVERSION EXAMPLE



TB3144

This example utilizes PIC18F25K50 running with an internal 16 MHz clock source and 5V VDD. With the device running in Idle mode, there is a nearly 44% decrease in the supply current. Implementing PMD provides an additional reduction of 13%, resulting to an almost 57% total power savings.

CONCLUSION

Choosing the appropriate power mode for a specific application is a crucial task for a designer. PIC microcontrollers, especially devices implementing the XLP Technology, provide three useful dynamic powersaving features that can be employed in applications wherein static power-saving modes cannot suffice.

When properly implemented, Doze, Idle and PMD features can reduce the power consumption to the lowest possible, making them most suitable for applications such as serial communications, audio/video conversion, sensor devices, digital communications, and instrumentation.

ADDITIONAL REFERENCES

- AN1267 nanoWatt and nanoWatt XLP™ Technologies: An Introduction to Microchip's Low-Power Devices (DS01267)
- AN1416 Low-Power Design Guide (DS01416)
- Microchip Compiled Tips 'N Tricks Guide (DS01146)

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-875-8

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588

Fax: 86-23-8980-9500 **China - Dongquan**

Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470
China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770

Fax: 81-3-6880-3771 **Korea - Daegu**

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 **Taiwan - Taipei**

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44 Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-90

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15