



# AT03250: SAM D/R/L/C I2C Master Mode (SERCOM I2C) Driver

## **APPLICATION NOTE**

## Introduction

This driver for Atmel® | SMART ARM®-based microcontrollers provides an interface for the configuration and management of the device's SERCOM I<sup>2</sup>C module, for the transfer of data via an I<sup>2</sup>C bus. The following driver API modes are covered by this manual:

- Master Mode Polled APIs
- Master Mode Callback APIs

The following peripheral is used by this module:

• SERCOM (Serial Communication Interface)

The following devices can use this module:

- Atmel | SMART SAM D20/D21
- Atmel | SMART SAM R21
- Atmel | SMART SAM D09/D10/D11
- Atmel | SMART SAM L21/L22
- Atmel | SMART SAM DA1
- Atmel | SMART SAM C20/C21

The outline of this documentation is as follows:

- Prerequisites
- Module Overview
- Special Considerations
- Extra Information
- Examples
- API Overview

## **Table of Contents**

Int	roduc	tion		1				
1.	Soft	ware Li	icense	4				
2.	Prer	equisite	es	5				
3.	Module Overview							
٠.	3.1.	Feature Macro Definition						
	3.1.		onal Description					
	3.3.		pology					
	3.4.		nctions					
	J. <del>4</del> .	3.4.1.	Address Packets					
		3.4.2.	Data Packets					
		3.4.3.	Transaction Examples					
		3.4.4.	Packet Timeout					
		3.4.5.	Repeated Start					
	3.5.		Master					
	0.0.	3.5.1.	Arbitration					
		3.5.2	Clock Synchronization					
	3.6.	0.0	ates					
	3.7.		ming					
	•		Unknown Bus State Timeout					
		3.7.2.	SDA Hold Timeout					
	3.8.	Operati	tion in Sleep Modes					
4.	Spec	cial Cor	nsiderations	12				
	4.1.	Interrup	pt-driven Operation	12				
5.	Extra	a Inforn	nation	13				
6.	Exar	mples		14				
7.	API	Overvie	ew	15				
	7.1.	Structu	ure Definitions	15				
		7.1.1.	Struct i2c master config					
		7.1.2.	Struct i2c master module					
		7.1.3.	Struct i2c master packet					
	7.2.	Macro	Definitions					
		7.2.1.	Driver Feature Definition					
	7.3.	Functio	on Definitions	17				
		7.3.1.	Lock/Unlock	17				
		7.3.2.	Configuration and Initialization	18				
		7.3.3.	Read and Write	20				
		7.3.4.	SERCOM I <sup>2</sup> C Master with DMA Interfaces	25				
		7.3.5.	Callbacks	26				
		7.3.6.	Read and Write, Interrupt-driven	27				



	7.4.	Enume	eration Definitions	31				
		7.4.1.	Enum i2c_master_baud_rate	31				
		7.4.2.	Enum i2c_master_callback	32				
		7.4.3.	Enum i2c_master_inactive_timeout	32				
		7.4.4.	Enum i2c_master_interrupt_flag	32				
		7.4.5.	Enum i2c_master_start_hold_time	32				
		7.4.6.	Enum i2c_master_transfer_speed	33				
		7.4.7.	Enum i2c_transfer_direction	33				
8.	Extra	a Inforn	mation for SERCOM I <sup>2</sup> C Driver	34				
	8.1.	Acrony	/ms	34				
	8.2.	Depend	dencies	34				
	8.3.	Errata.		34				
	8.4.	Module	e History	34				
9.	Examples for SERCOM I <sup>2</sup> C Driver							
	9.1.	Quick S	Start Guide for SERCOM I <sup>2</sup> C Master - Basic	35				
		9.1.1.	Prerequisites	35				
		9.1.2.	Setup	35				
		9.1.3.	Implementation	37				
	9.2.	Quick S	Start Guide for SERCOM I <sup>2</sup> C Master - Callback	38				
		9.2.1.	Prerequisites	38				
		9.2.2.	Setup	38				
		9.2.3.	Implementation	40				
		9.2.4.	Callback	41				
	9.3.	Quick S	Start Guide for Using DMA with SERCOM I <sup>2</sup> C Master	41				
		9.3.1.	Prerequisites	41				
		9.3.2.	Setup	41				
		9.3.3.	Implementation	44				
10	. Docı	ument I	Revision History	46				



## 1. Software License

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. The name of Atmel may not be used to endorse or promote products derived from this software without specific prior written permission.
- 4. This software may only be redistributed and used in connection with an Atmel microcontroller product.

THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.



# 2. Prerequisites

There are no prerequisites.



## 3. Module Overview

The outline of this section is as follows:

- Driver Feature Macro Definition
- Functional Description
- Bus Topology
- Transactions
- Multi Master
- Bus States
- Bus Timing
- Operation in Sleep Modes

## 3.1. Driver Feature Macro Definition

Driver Feature Macro	Supported devices
FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED	SAM D21/R21/D10/D11/L21/L22/DA1/C20/C21
FEATURE_I2C_10_BIT_ADDRESS	SAM D21/R21/D10/D11/L21/L22/DA1/C20/C21
FEATURE_I2C_SCL_STRETCH_MODE	SAM D21/R21/D10/D11/L21/L22/DA1/C20/C21
FEATURE_I2C_SCL_EXTEND_TIMEOUT	SAM D21/R21/D10/D11/L21/L22/DA1/C20/C21

**Note:** The specific features are only available in the driver when the selected device supports those features.

## 3.2. Functional Description

The I<sup>2</sup>C provides a simple two-wire bidirectional bus consisting of a wired-AND type serial clock line (SCL) and a wired-AND type serial data line (SDA).

The  $I^2C$  bus provides a simple, but efficient method of interconnecting multiple master and slave devices. An arbitration mechanism is provided for resolving bus ownership between masters, as only one master device may own the bus at any given time. The arbitration mechanism relies on the wired-AND connections to avoid bus drivers short-circuiting.


A unique address is assigned to all slave devices connected to the bus. A device can contain both master and slave logic, and can emulate multiple slave devices by responding to more than one address.



## 3.3. Bus Topology

The I<sup>2</sup>C bus topology is illustrated in Figure 3-1 I2C Bus Topology on page 7. The pull-up resistors (Rs) will provide a high level on the bus lines when none of the I<sup>2</sup>C devices are driving the bus. These are optional, and can be replaced with a constant current source.

Figure 3-1 I<sup>2</sup>C Bus Topology



## 3.4. Transactions

The I<sup>2</sup>C standard defines three fundamental transaction formats:

- Master Write
  - The master transmits data packets to the slave after addressing it
- Master Read
  - The slave transmits data packets to the master after being addressed
- Combined Read/Write
  - A combined transaction consists of several write and read transactions

A data transfer starts with the master issuing a **Start** condition on the bus, followed by the address of the slave together with a bit to indicate whether the master wants to read from or write to the slave. The addressed slave must respond to this by sending an **ACK** back to the master.

After this, data packets are sent from the master or slave, according to the read/write bit. Each packet must be acknowledged (ACK) or not acknowledged (NACK) by the receiver.

If a slave responds with a NACK, the master must assume that the slave cannot receive any more data and cancel the write operation.

The master completes a transaction by issuing a **Stop** condition.

A master can issue multiple **Start** conditions during a transaction; this is then called a **Repeated Start** condition.

#### 3.4.1. Address Packets

The slave address consists of seven bits. The 8<sup>th</sup> bit in the transfer determines the data direction (read or write). An address packet always succeeds a **Start** or **Repeated Start** condition. The 8<sup>th</sup> bit is handled in the driver, and the user will only have to provide the 7-bit address.



#### 3.4.2. **Data Packets**

Data packets are nine bits long, consisting of one 8-bit data byte, and an acknowledgement bit. Data packets follow either an address packet or another data packet on the bus.

#### 3.4.3. **Transaction Examples**

The gray bits in the following examples are sent from master to slave, and the white bits are sent from slave to master. Example of a read transaction is shown in Figure 3-2 I2C Packet Read on page 8. Here, the master first issues a **Start** condition and gets ownership of the bus. An address packet with the direction flag set to read is then sent and acknowledged by the slave. Then the slave sends one data packet which is acknowledged by the master. The slave sends another packet, which is not acknowledged by the master and indicates that the master will terminate the transaction. In the end, the transaction is terminated by the master issuing a **Stop** condition.

Figure 3-2 I<sup>2</sup>C Packet Read



Example of a write transaction is shown in Figure 3-3 I2C Packet Write on page 8. Here, the master first issues a Start condition and gets ownership of the bus. An address packet with the dir flag set to write is then sent and acknowledged by the slave. Then the master sends two data packets, each acknowledged by the slave. In the end, the transaction is terminated by the master issuing a Stop condition.

Figure 3-3 I<sup>2</sup>C Packet Write

Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Bit 16	Bit 17	Bit 18	Bit 19	Bit 20	Bit 21	Bit 22	Bit 23	Bit 24	Bit 25	Bit 26	Bit 27	Bit 28
START	START ADDRESS WE			WRITE	ACK	DATA								ACK	DATA								ACK	STOP				

#### 3.4.4. **Packet Timeout**

When a master sends an I<sup>2</sup>C packet, there is no way of being sure that a slave will acknowledge the packet. To avoid stalling the device forever while waiting for an acknowledge, a user selectable timeout is provided in the i2c master config struct which lets the driver exit a read or write operation after the specified time. The function will then return the STATUS ERR TIMEOUT flag.

This is also the case for the slave when using the functions postfixed wait.

The time before the timeout occurs, will be the same as for unknown bus state timeout.

#### 3.4.5. **Repeated Start**

To issue a Repeated Start, the functions postfixed no stop must be used. These functions will not send a Stop condition when the transfer is done, thus the next transfer will start with a Repeated Start. To end the transaction, the functions without the no stop postfix must be used for the last read/write.

#### 3.5. **Multi Master**

In a multi master environment, arbitration of the bus is important, as only one master can own the bus at any point.



#### 3.5.1. Arbitration

## Clock stretchina

The serial clock line is always driven by a master device. However, all devices connected to the bus are allowed stretch the low period of the clock to slow down the overall clock frequency or to insert wait states while processing data. Both master and slave can randomly stretch the clock, which will force the other device into a wait-state until the clock line goes high again.

## Arbitration on the data line

If two masters start transmitting at the same time, they will both transmit until one master detects that the other master is pulling the data line low. When this is detected, the master not pulling the line low, will stop the transmission and wait until the bus is idle. As it is the master trying to contact the slave with the lowest address that will get the bus ownership, this will create an arbitration scheme always prioritizing the slaves with the lowest address in case of a bus collision.

#### 3.5.2. **Clock Synchronization**

In situations where more than one master is trying to control the bus clock line at the same time, a clock synchronization algorithm based on the same principles used for clock stretching is necessary.

#### 3.6. **Bus States**

As the I<sup>2</sup>C bus is limited to one transaction at the time, a master that wants to perform a bus transaction must wait until the bus is free. Because of this, it is necessary for all masters in a multi-master system to know the current status of the bus to be able to avoid conflicts and to ensure data integrity.


- IDLE No activity on the bus (between a Stop and a new Start condition)
- **OWNER** If the master initiates a transaction successfully
- **BUSY** If another master is driving the bus
- **UNKNOWN** If the master has recently been enabled or connected to the bus. Is forced to **IDLE** after given timeout when the master module is enabled

The bus state diagram can be seen in Figure 3-4 I2C Bus State Diagram on page 10.

- S: Start condition
- P: Stop condition
- Sr: Repeated start condition



Figure 3-4 I<sup>2</sup>C Bus State Diagram



## 3.7. Bus Timing

Inactive bus timeout for the master and SDA hold time is configurable in the drivers.

#### 3.7.1. Unknown Bus State Timeout

When a master is enabled or connected to the bus, the bus state will be unknown until either a given timeout or a stop command has occurred. The timeout is configurable in the i2c\_master\_config struct. The timeout time will depend on toolchain and optimization level used, as the timeout is a loop incrementing a value until it reaches the specified timeout value.

#### 3.7.2. SDA Hold Timeout

When using the I<sup>2</sup>C in slave mode, it will be important to set a SDA hold time which assures that the master will be able to pick up the bit sent from the slave. The SDA hold time makes sure that this is the case by holding the data line low for a given period after the negative edge on the clock.

The SDA hold time is also available for the master driver, but is not a necessity.

## 3.8. Operation in Sleep Modes

The I<sup>2</sup>C module can operate in all sleep modes by setting the run\_in\_standby Boolean in the i2c\_master\_config or i2c\_slave\_config struct. The operation in slave and master mode is shown in Table 3-1 I2C Standby Operations on page 11.



## Table 3-1 I<sup>2</sup>C Standby Operations

Run in standby	Slave	Master
false	Disabled, all reception is dropped	Generic Clock (GCLK) disabled when master is idle
true	Wake on address match when enabled	GCLK enabled while in sleep modes



## 4. Special Considerations

## 4.1. Interrupt-driven Operation

While an interrupt-driven operation is in progress, subsequent calls to a write or read operation will return the STATUS\_BUSY flag, indicating that only one operation is allowed at any given time.

To check if another transmission can be initiated, the user can either call another transfer operation, or use the i2c\_master\_get\_job\_status/i2c\_slave\_get\_job\_status functions depending on mode.

If the user would like to get callback from operations while using the interrupt-driven driver, the callback must be registered and then enabled using the "register\_callback" and "enable\_callback" functions.



## 5. Extra Information

For extra information, see Extra Information for SERCOM I2C Driver. This includes:

- Acronyms
- Dependencies
- Errata
- Module History



# 6. Examples

For a list of examples related to this driver, see Examples for SERCOM I2C Driver.



## 7. API Overview

## 7.1. Structure Definitions

## 7.1.1. Struct i2c\_master\_config

This is the configuration structure for the I<sup>2</sup>C Master device. It is used as an argument for i2c\_master\_init to provide the desired configurations for the module. The structure should be initialized using the i2c\_master\_get\_config\_defaults.

Table 7-1 Members

Туре	Name	Description
uint32_t	baud_rate	Baud rate (in KHz) for I <sup>2</sup> C operations in standard-mode, Fast-mode, and Fast-mode Plus Transfers, i2c_master_baud_rate
uint32_t	baud_rate_high_speed	Baud rate (in KHz) for I <sup>2</sup> C operations in High-speed mode, i2c_master_baud_rate
uint16_t	buffer_timeout	Timeout for packet write to wait for slave
enum gclk_generator	generator_source	GCLK generator to use as clock source
enum i2c_master_inactive_timeout	inactive_timeout	Inactive bus time out
bool	master_scl_low_extend_timeout	Set to enable maser SCL low extend time-out
uint32_t	pinmux_pad0	PAD0 (SDA) pinmux
uint32_t	pinmux_pad1	PAD1 (SCL) pinmux
bool	run_in_standby	Set to keep module active in sleep modes
bool	scl_low_timeout	Set to enable SCL low time-out
bool	scl_stretch_only_after_ack_bit	Set to enable SCL stretch only after ACK bit (required for high speed)
uint16_t	sda_scl_rise_time_ns	Get more accurate BAUD, considering rise time(required for standard-mode and Fast-mode)
bool	slave_scl_low_extend_timeout	Set to enable slave SCL low extend time-out



Туре	Name	Description
enum i2c_master_start_hold_time	start_hold_time	Bus hold time after start signal on data line
enum i2c_master_transfer_speed	transfer_speed	Transfer speed mode
uint16_t	unknown_bus_state_timeout	Unknown bus state timeout

## 7.1.2. Struct i2c\_master\_module

SERCOM I<sup>2</sup>C Master driver software instance structure, used to retain software state information of an associated hardware module instance.

**Note:** The fields of this structure should not be altered by the user application; they are reserved for module-internal use only.

## 7.1.3. Struct i2c\_master\_packet

Structure to be used when transferring I<sup>2</sup>C master packets.

Table 7-2 Members

Туре	Name	Description				
uint16_t	address	Address to slave device				
uint8_t * data		Data array containing all data to be transferred				
uint16_t	data_length	Length of data array				
bool	high_speed	Use high speed transfer. Set to false if the feature is not supported by the device				
uint8_t	hs_master_code	High speed mode master code (0000 1XXX), valid when high_speed is true				
bool	ten_bit_address	Use 10-bit addressing. Set to false if the feature is not supported by the device				

## 7.2. Macro Definitions

## 7.2.1. Driver Feature Definition

Define SERCOM I<sup>2</sup>C driver features set according to different device family.

## 7.2.1.1. Macro FEATURE\_I2C\_FAST\_MODE\_PLUS\_AND\_HIGH\_SPEED

#define FEATURE\_I2C\_FAST\_MODE\_PLUS\_AND\_HIGH\_SPEED

Fast mode plus and high speed support.

## 7.2.1.2. Macro FEATURE\_I2C\_10\_BIT\_ADDRESS

#define FEATURE I2C 10 BIT ADDRESS

10-bit address support



### 7.2.1.3. Macro FEATURE\_I2C\_SCL\_STRETCH\_MODE

```
#define FEATURE I2C SCL STRETCH MODE
```

SCL stretch mode support

## 7.2.1.4. Macro FEATURE\_I2C\_SCL\_EXTEND\_TIMEOUT

```
#define FEATURE I2C SCL EXTEND TIMEOUT
```

SCL extend timeout support

## 7.2.1.5. Macro FEATURE\_I2C\_DMA\_SUPPORT

```
#define FEATURE_I2C_DMA_SUPPORT
```

## 7.3. Function Definitions

#### 7.3.1. Lock/Unlock

## 7.3.1.1. Function i2c\_master\_lock()

Attempt to get lock on driver instance.

This function checks the instance's lock, which indicates whether or not it is currently in use, and sets the lock if it was not already set.

The purpose of this is to enable exclusive access to driver instances, so that, e.g., transactions by different services will not interfere with each other.

### Table 7-3 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to the driver instance to lock

#### **Table 7-4 Return Values**

Return value	Description
STATUS_OK	If the module was locked
STATUS_BUSY	If the module was already locked

#### 7.3.1.2. Function i2c\_master\_unlock()

Unlock driver instance.

This function clears the instance lock, indicating that it is available for use.



#### **Table 7-5 Parameters**

Data direction	Parameter name	Description
[in, out]	module	Pointer to the driver instance to lock

### Table 7-6 Return Values

Return value	Description
STATUS_OK	If the module was locked
STATUS_BUSY	If the module was already locked

## 7.3.2. Configuration and Initialization

## 7.3.2.1. Function i2c\_master\_is\_syncing()

Returns the synchronization status of the module.

Returns the synchronization status of the module.

#### **Table 7-7 Parameters**

Data direction	Parameter name	Description
[in]	module	Pointer to software module structure

#### **Returns**

Status of the synchronization.

#### Table 7-8 Return Values

Return value	Description
true	Module is busy synchronizing
false	Module is not synchronizing

## 7.3.2.2. Function i2c\_master\_get\_config\_defaults()

Gets the I2C master default configurations.

Use to initialize the configuration structure to known default values.

The default configuration is as follows:

- Baudrate 100KHz
- GCLK generator 0
- Do not run in standby
- Start bit hold time 300ns 600ns
- Buffer timeout = 65535



- Unknown bus status timeout = 65535
- Do not run in standby
- PINMUX\_DEFAULT for SERCOM pads

Those default configuration only available if the device supports it:

- High speed baudrate 3.4MHz
- Standard-mode and Fast-mode transfer speed
- SCL stretch disabled
- Slave SCL low extend time-out disabled
- Master SCL low extend time-out disabled

#### **Table 7-9 Parameters**

Data direction	Parameter name	Description
[out]	config	Pointer to configuration structure to be initiated

## 7.3.2.3. Function i2c\_master\_init()

Initializes the requested I2C hardware module.

Initializes the SERCOM I<sup>2</sup>C master device requested and sets the provided software module struct. Run this function before any further use of the driver.

**Table 7-10 Parameters** 

Data direction	Parameter name	Description
[out]	module	Pointer to software module struct
[in]	hw	Pointer to the hardware instance
[in]	config	Pointer to the configuration struct

### Returns

Status of initialization.

**Table 7-11 Return Values** 

Return value	Description
STATUS_OK	Module initiated correctly
STATUS_ERR_DENIED	If module is enabled
STATUS_BUSY	If module is busy resetting
STATUS_ERR_ALREADY_INITIALIZED	If setting other GCLK generator than previously set
STATUS_ERR_BAUDRATE_UNAVAILABLE	If given baudrate is not compatible with set GCLK frequency



#### 7.3.2.4. Function i2c master enable()

Enables the I2C module.

Enables the requested I<sup>2</sup>C module and set the bus state to IDLE after the specified timeout period if no stop bit is detected.

#### Table 7-12 Parameters

Data direction	Parameter name	Description
[in]	module	Pointer to the software module struct

## 7.3.2.5. Function i2c\_master\_disable()

Disable the I2C module.

Disables the requested I<sup>2</sup>C module.

## **Table 7-13 Parameters**

Data direction	Parameter name	Description
[in]	module	Pointer to the software module struct

#### 7.3.2.6. Function i2c\_master\_reset()

Resets the hardware module.

```
void i2c_master_reset(
    struct i2c_master_module *const module)
```

Reset the module to hardware defaults.

## **Table 7-14 Parameters**

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module structure

#### 7.3.3. Read and Write

#### 7.3.3.1. Function i2c\_master\_read\_packet\_wait()

Reads data packet from slave.

```
enum status_code i2c_master_read_packet_wait(
    struct i2c_master_module *const module,
    struct i2c_master_packet *const packet)
```

Reads a data packet from the specified slave address on the I<sup>2</sup>C bus and sends a stop condition when finished.



**Note:** This will stall the device from any other operation. For interrupt-driven operation, see <a href="i2c\_master\_read\_packet\_job">i2c\_master\_read\_packet\_job</a>.

**Table 7-15 Parameters** 

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer

#### **Returns**

Status of reading packet.

Table 7-16 Return Values

Return value	Description
STATUS_OK	The packet was read successfully
STATUS_ERR_TIMEOUT	If no response was given within specified timeout period
STATUS_ERR_DENIED	If error on bus
STATUS_ERR_PACKET_COLLISION	If arbitration is lost
STATUS_ERR_BAD_ADDRESS	If slave is busy, or no slave acknowledged the address

## 7.3.3.2. Function i2c\_master\_read\_packet\_wait\_no\_stop()

Reads data packet from slave without sending a stop condition when done.

Reads a data packet from the specified slave address on the I<sup>2</sup>C bus without sending a stop condition when done, thus retaining ownership of the bus when done. To end the transaction, a read or write with stop condition must be performed.

**Note:** This will stall the device from any other operation. For interrupt-driven operation, see i2c\_master\_read\_packet\_job.

Table 7-17 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer

#### **Returns**

Status of reading packet.



#### Table 7-18 Return Values

Return value	Description
STATUS_OK	The packet was read successfully
STATUS_ERR_TIMEOUT	If no response was given within specified timeout period
STATUS_ERR_DENIED	If error on bus
STATUS_ERR_PACKET_COLLISION	If arbitration is lost
STATUS_ERR_BAD_ADDRESS	If slave is busy, or no slave acknowledged the address

## 7.3.3.3. Function i2c\_master\_write\_packet\_wait()

Writes data packet to slave.

```
enum status_code i2c_master_write_packet_wait(
    struct i2c_master_module *const module,
    struct i2c_master_packet *const packet)
```

Writes a data packet to the specified slave address on the I<sup>2</sup>C bus and sends a stop condition when finished.

**Note:** This will stall the device from any other operation. For interrupt-driven operation, see i2c\_master\_read\_packet\_job.

**Table 7-19 Parameters** 

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer

#### **Returns**

Status of write packet.

## Table 7-20 Return Values

Return value	Description
STATUS_OK	If packet was write successfully
STATUS_BUSY	If master module is busy with a job
STATUS_ERR_DENIED	If error on bus
STATUS_ERR_PACKET_COLLISION	If arbitration is lost
STATUS_ERR_BAD_ADDRESS	If slave is busy, or no slave acknowledged the address
STATUS_ERR_TIMEOUT	If timeout occurred
STATUS_ERR_OVERFLOW	If slave did not acknowledge last sent data, indicating that slave does not want more data and was not able to read last data sent



### 7.3.3.4. Function i2c\_master\_write\_packet\_wait\_no\_stop()

Writes data packet to slave without sending a stop condition when done.

Writes a data packet to the specified slave address on the I<sup>2</sup>C bus without sending a stop condition, thus retaining ownership of the bus when done. To end the transaction, a read or write with stop condition or sending a stop with the i2c\_master\_send\_stop function must be performed.

**Note:** This will stall the device from any other operation. For interrupt-driven operation, see i2c master read packet job.

**Table 7-21 Parameters** 

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer

#### Returns

Status of write packet.

Table 7-22 Return Values

Return value	Description
STATUS_OK	If packet was write successfully
STATUS_BUSY	If master module is busy
STATUS_ERR_DENIED	If error on bus
STATUS_ERR_PACKET_COLLISION	If arbitration is lost
STATUS_ERR_BAD_ADDRESS	If slave is busy, or no slave acknowledged the address
STATUS_ERR_TIMEOUT	If timeout occurred
STATUS_ERR_OVERFLOW	If slave did not acknowledge last sent data, indicating that slave do not want more data

## 7.3.3.5. Function i2c\_master\_send\_stop()

Sends stop condition on bus.

```
void i2c_master_send_stop(
    struct i2c_master_module *const module)
```

Sends a stop condition on bus.

**Note:** This function can only be used after the i2c\_master\_write\_packet\_wait\_no\_stop function. If a stop condition is to be sent after a read, the i2c\_master\_read\_packet\_wait function must be used.



#### **Table 7-23 Parameters**

Data direction	Parameter name	Description
[in, out]	module	Pointer to the software instance struct

### 7.3.3.6. Function i2c\_master\_send\_nack()

Sends nack signal on bus.

Sends a nack signal on bus.

**Note:** This function can only be used after the i2c\_master\_write\_packet\_wait\_no\_nack function, or i2c master read byte function.

#### **Table 7-24 Parameters**

Data direction	Parameter name	Description
[in, out]	module	Pointer to the software instance struct

## 7.3.3.7. Function i2c\_master\_read\_byte()

Reads one byte data from slave.

#### **Table 7-25 Parameters**

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[out]	byte	Read one byte data to slave

#### **Returns**

Status of reading byte.

### Table 7-26 Return Values

Return value	Description
STATUS_OK	One byte was read successfully
STATUS_ERR_TIMEOUT	If no response was given within specified timeout period
STATUS_ERR_DENIED	If error on bus
STATUS_ERR_PACKET_COLLISION	If arbitration is lost
STATUS_ERR_BAD_ADDRESS	If slave is busy, or no slave acknowledged the address



## 7.3.3.8. Function i2c\_master\_write\_byte()

Write one byte data to slave.

#### Table 7-27 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in]	byte	Send one byte data to slave

#### Returns

Status of writing byte.

## Table 7-28 Return Values

Return value	Description
STATUS_OK	One byte was write successfully
STATUS_ERR_TIMEOUT	If no response was given within specified timeout period
STATUS_ERR_DENIED	If error on bus
STATUS_ERR_PACKET_COLLISION	If arbitration is lost
STATUS_ERR_BAD_ADDRESS	If slave is busy, or no slave acknowledged the address

## 7.3.3.9. Function i2c\_master\_read\_packet\_wait\_no\_nack()

#### 7.3.4. SERCOM I<sup>2</sup>C Master with DMA Interfaces

## 7.3.4.1. Function i2c\_master\_dma\_set\_transfer()

Set I2C for DMA transfer with slave address and transfer size.

```
void i2c_master_dma_set_transfer(
    struct i2c_master_module *const module,
    uint16_t addr,
    uint8_t length,
    enum i2c_transfer_direction direction)
```

This function will set the slave address, transfer size and enable the auto transfer mode for DMA.



#### Table 7-29 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to the driver instance to lock
[in]	addr	I <sup>2</sup> C slave address
[in]	length	I <sup>2</sup> C transfer length with DMA
[in]	direction	I <sup>2</sup> C transfer direction

#### 7.3.5. Callbacks

#### 7.3.5.1. Function i2c\_master\_register\_callback()

Registers callback for the specified callback type.

```
void i2c_master_register_callback(
    struct i2c_master_module *const module,
    i2c_master_callback_t callback,
    enum i2c_master_callback callback_type)
```

Associates the given callback function with the specified callback type.

To enable the callback, the i2c master enable callback function must be used.

**Table 7-30 Parameters** 

Data direction	Parameter name	Description
[in, out]	module	Pointer to the software module struct
[in]	callback	Pointer to the function desired for the specified callback
[in]	callback_type	Callback type to register

### 7.3.5.2. Function i2c\_master\_unregister\_callback()

Unregisters callback for the specified callback type.

When called, the currently registered callback for the given callback type will be removed.

**Table 7-31 Parameters** 

Data direction	Parameter name	Description
[in, out]	module	Pointer to the software module struct
[in]	callback_type	Specifies the callback type to unregister



#### 7.3.5.3. Function i2c master enable callback()

Enables callback.

```
void i2c_master_enable_callback(
    struct i2c_master_module *const module,
    enum i2c_master_callback callback_type)
```

Enables the callback specified by the callback type.

#### Table 7-32 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to the software module struct
[in]	callback_type	Callback type to enable

## 7.3.5.4. Function i2c\_master\_disable\_callback()

Disables callback.

Disables the callback specified by the callback type.

#### Table 7-33 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to the software module struct
[in]	callback_type	Callback type to disable

## 7.3.6. Read and Write, Interrupt-driven

#### 7.3.6.1. Function i2c\_master\_read\_bytes()

```
enum status_code i2c_master_read_bytes(
          struct i2c_master_module *const module,
          struct i2c_master_packet *const packet)
```

## 7.3.6.2. Function i2c\_master\_read\_packet\_job()

Initiates a read packet operation.

Reads a data packet from the specified slave address on the I<sup>2</sup>C bus. This is the non-blocking equivalent of i2c\_master\_read\_packet\_wait.



#### Table 7-34 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer

#### **Returns**

Status of starting reading I<sup>2</sup>C packet.

## Table 7-35 Return Values

Return value	Description	
STATUS_OK	If reading was started successfully	
STATUS_BUSY	If module is currently busy with another transfer	

## 7.3.6.3. Function i2c\_master\_read\_packet\_job\_no\_stop()

Initiates a read packet operation without sending a STOP condition when done.

```
enum status code i2c master read packet job no stop(
        struct i2c master module *const module,
        struct i2c master packet *const packet)
```

Reads a data packet from the specified slave address on the I<sup>2</sup>C bus without sending a stop condition, thus retaining ownership of the bus when done. To end the transaction, a read or write with stop condition must be performed.

This is the non-blocking equivalent of i2c master read packet wait no stop.

#### **Table 7-36 Parameters**

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer

## Returns

Status of starting reading I<sup>2</sup>C packet.

#### Table 7-37 Return Values

Return value	Description	
STATUS_OK	If reading was started successfully	
STATUS_BUSY	If module is currently busy with another operation	



### 7.3.6.4. Function i2c\_master\_read\_packet\_job\_no\_nack()

Initiates a read packet operation without sending a NACK signal and a STOP condition when done.

Reads a data packet from the specified slave address on the I<sup>2</sup>C bus without sending a nack and a stop condition, thus retaining ownership of the bus when done. To end the transaction, a read or write with stop condition must be performed.

This is the non-blocking equivalent of i2c master read packet wait no stop.

#### **Table 7-38 Parameters**

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer

#### Returns

Status of starting reading I<sup>2</sup>C packet.

#### Table 7-39 Return Values

Return value	Description	
STATUS_OK	If reading was started successfully	
STATUS_BUSY	If module is currently busy with another operation	

## 7.3.6.5. Function i2c\_master\_write\_bytes()

```
enum status_code i2c_master_write_bytes(
          struct i2c_master_module *const module,
          struct i2c_master_packet *const packet)
```

#### 7.3.6.6. Function i2c master write packet job()

Initiates a write packet operation.

Writes a data packet to the specified slave address on the I<sup>2</sup>C bus. This is the non-blocking equivalent of i2c\_master\_write\_packet\_wait.

#### Table 7-40 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer



#### **Returns**

Status of starting writing I<sup>2</sup>C packet job.

#### Table 7-41 Return Values

Return value	Description	
STATUS_OK	If writing was started successfully	
STATUS_BUSY	If module is currently busy with another transfer	

## 7.3.6.7. Function i2c\_master\_write\_packet\_job\_no\_stop()

Initiates a write packet operation without sending a STOP condition when done.

Writes a data packet to the specified slave address on the I<sup>2</sup>C bus without sending a stop condition, thus retaining ownership of the bus when done. To end the transaction, a read or write with stop condition or sending a stop with the i2c\_master\_send\_stop function must be performed.

This is the non-blocking equivalent of i2c\_master\_write\_packet\_wait\_no\_stop.

Table 7-42 Parameters

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module struct
[in, out]	packet	Pointer to I <sup>2</sup> C packet to transfer

## Returns

Status of starting writing I<sup>2</sup>C packet job.

Table 7-43 Return Values

Return value	Description
STATUS_OK	If writing was started successfully
STATUS_BUSY	If module is currently busy with another

## 7.3.6.8. Function i2c\_master\_cancel\_job()

Cancel any currently ongoing operation.

```
void i2c_master_cancel_job(
    struct i2c_master_module *const module)
```

Terminates the running transfer operation.

## **Table 7-44 Parameters**

Data direction	Parameter name	Description
[in, out]	module	Pointer to software module structure



## 7.3.6.9. Function i2c\_master\_get\_job\_status()

Get status from ongoing job.

Will return the status of a transfer operation.

#### **Table 7-45 Parameters**

Data direction	Parameter name	Description
[in]	module	Pointer to software module structure

#### **Returns**

Last status code from transfer operation.

#### Table 7-46 Return Values

Return value	Description
STATUS_OK	No error has occurred
STATUS_BUSY	If transfer is in progress
STATUS_BUSY	If master module is busy
STATUS_ERR_DENIED	If error on bus
STATUS_ERR_PACKET_COLLISION	If arbitration is lost
STATUS_ERR_BAD_ADDRESS	If slave is busy, or no slave acknowledged the address
STATUS_ERR_TIMEOUT	If timeout occurred
STATUS_ERR_OVERFLOW	If slave did not acknowledge last sent data, indicating that slave does not want more data and was not able to read

## 7.4. Enumeration Definitions

## 7.4.1. Enum i2c\_master\_baud\_rate

Values for I<sup>2</sup>C speeds supported by the module. The driver will also support setting any other value, in which case set the value in the i2c\_master\_config at desired value divided by 1000.

Example: If 10KHz operation is required, give baud\_rate in the configuration structure the value 10.

Table 7-47 Members

Enum value	Description
I2C_MASTER_BAUD_RATE_100KHZ	Baud rate at 100KHz (Standard-mode)
I2C_MASTER_BAUD_RATE_400KHZ	Baud rate at 400KHz (Fast-mode)



Enum value	Description
I2C_MASTER_BAUD_RATE_1000KHZ	Baud rate at 1MHz (Fast-mode Plus)
I2C_MASTER_BAUD_RATE_3400KHZ	Baud rate at 3.4MHz (High-speed mode)

## 7.4.2. Enum i2c\_master\_callback

The available callback types for the I<sup>2</sup>C master module.

#### Table 7-48 Members

Enum value	Description
I2C_MASTER_CALLBACK_WRITE_COMPLETE	Callback for packet write complete
I2C_MASTER_CALLBACK_READ_COMPLETE	Callback for packet read complete
I2C_MASTER_CALLBACK_ERROR	Callback for error

## 7.4.3. Enum i2c\_master\_inactive\_timeout

If the inactive bus time-out is enabled and the bus is inactive for longer than the time-out setting, the bus state logic will be set to idle.

Table 7-49 Members

Enum value	Description
I2C_MASTER_INACTIVE_TIMEOUT_DISABLED	Inactive bus time-out disabled
I2C_MASTER_INACTIVE_TIMEOUT_55US	Inactive bus time-out 5-6 SCL cycle time-out
I2C_MASTER_INACTIVE_TIMEOUT_105US	Inactive bus time-out 10-11 SCL cycle time-out
I2C_MASTER_INACTIVE_TIMEOUT_205US	Inactive bus time-out 20-21 SCL cycle time-out

## 7.4.4. Enum i2c\_master\_interrupt\_flag

Flags used when reading or setting interrupt flags.

Table 7-50 Members

Enum value	Description
I2C_MASTER_INTERRUPT_WRITE	Interrupt flag used for write
I2C_MASTER_INTERRUPT_READ	Interrupt flag used for read

## 7.4.5. Enum i2c\_master\_start\_hold\_time

Values for the possible I<sup>2</sup>C master mode SDA internal hold times after start bit has been sent.



## Table 7-51 Members

Enum value	Description
I2C_MASTER_START_HOLD_TIME_DISABLED	Internal SDA hold time disabled
I2C_MASTER_START_HOLD_TIME_50NS_100NS	Internal SDA hold time 50ns - 100ns
I2C_MASTER_START_HOLD_TIME_300NS_600NS	Internal SDA hold time 300ns - 600ns
I2C_MASTER_START_HOLD_TIME_400NS_800NS	Internal SDA hold time 400ns - 800ns

## 7.4.6. Enum i2c\_master\_transfer\_speed

Enum for the transfer speed.

Table 7-52 Members

Enum value	Description
I2C_MASTER_SPEED_STANDARD_AND_FAST	Standard-mode (Sm) up to 100KHz and Fast-mode (Fm) up to 400KHz
I2C_MASTER_SPEED_FAST_MODE_PLUS	Fast-mode Plus (Fm+) up to 1MHz
I2C_MASTER_SPEED_HIGH_SPEED	High-speed mode (Hs-mode) up to 3.4MHz

## 7.4.7. Enum i2c\_transfer\_direction

For master: transfer direction or setting direction bit in address. For slave: direction of request from master.

Table 7-53 Members

Enum value	Description
I2C_TRANSFER_WRITE	Master write operation is in progress
I2C_TRANSFER_READ	Master read operation is in progress



## 8. Extra Information for SERCOM I<sup>2</sup>C Driver

## 8.1. Acronyms

Table 8-1 Acronyms on page 34 is a table listing the acronyms used in this module, along with their intended meanings.

Table 8-1 Acronyms

Acronym	Description
SDA	Serial Data Line
SCL	Serial Clock Line
SERCOM	Serial Communication Interface
DMA	Direct Memory Access

## 8.2. Dependencies

The I<sup>2</sup>C driver has the following dependencies:

System Pin Multiplexer Driver

## 8.3. Errata

There are no errata related to this driver.

## 8.4. Module History

Table 8-2 Module History on page 34 is an overview of the module history, detailing enhancements and fixes made to the module since its first release. The current version of this corresponds to the newest version listed in Table 8-2 Module History on page 34.

**Table 8-2 Module History** 

## Changelog

- Added 10-bit addressing and high speed support in SAM D21
- Separate structure i2c\_packet into i2c\_master\_packet and i2c\_slave packet
- Added support for SCL stretch and extended timeout hardware features in SAM D21
- Added fast mode plus support in SAM D21

Fixed incorrect logical mask for determining if a bus error has occurred in I<sup>2</sup>C Slave mode

Initial Release



## 9. Examples for SERCOM I<sup>2</sup>C Driver

This is a list of the available Quick Start guides (QSGs) and example applications for SAM I2C Master Mode (SERCOM I2C) Driver. QSGs are simple examples with step-by-step instructions to configure and use this driver in a selection of use cases. Note that a QSG can be compiled as a standalone application or be added to the user application.

- Quick Start Guide for the I2C Master module Basic Use Case
  - Quick Start Guide for the I2C Master module Callback Use Case
- Quick Start Guide for the I2C Master module DMA Use Case

## 9.1. Quick Start Guide for SERCOM I<sup>2</sup>C Master - Basic

In this use case, the I<sup>2</sup>C will used and set up as follows:

- Master mode
- 100KHz operation speed
- Not operational in standby
- 10000 packet timeout value
- 65535 unknown bus state timeout value

## 9.1.1. Prerequisites

The device must be connected to an I<sup>2</sup>C slave.

## 9.1.2. Setup

#### 9.1.2.1. Code

The following must be added to the user application:

A sample buffer to send, a sample buffer to read:

Slave address to access:

```
#define SLAVE ADDRESS 0x12
```

Number of times to try to send packet if it fails:

```
#define TIMEOUT 1000
```

Globally accessible module structure:

```
struct i2c_master_module i2c_master_instance;
```

Function for setting up the module:

```
void configure_i2c_master(void)
{
    /* Initialize config structure and software module. */
    struct i2c master config config i2c master;
```



```
i2c_master_get_config_defaults(&config_i2c_master);

/* Change buffer timeout to something longer. */
config_i2c_master.buffer_timeout = 10000;

/* Initialize and enable device with config. */
i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE,
&config_i2c_master);

i2c_master_enable(&i2c_master_instance);
}
```

Add to user application main():

```
/* Configure device and enable. */
configure_i2c_master();

/* Timeout counter. */
uint16_t timeout = 0;

/* Init i2c packet. */
struct i2c_master_packet packet = {
    .address = SLAVE_ADDRESS,
    .data_length = DATA_LENGTH,
    .data = write_buffer,
    .ten_bit_address = false,
    .high_speed = false,
    .hs_master_code = 0x0,
};
```

#### 9.1.2.2. Workflow

1. Configure and enable module.

```
void configure_i2c_master(void)
{
    /* Initialize config structure and software module. */
    struct i2c_master_config config_i2c_master;
    i2c_master_get_config_defaults(&config_i2c_master);

    /* Change buffer timeout to something longer. */
    config_i2c_master.buffer_timeout = 10000;

    /* Initialize and enable device with config. */
    i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE, &config_i2c_master);

    i2c_master_enable(&i2c_master_instance);
}
```

1. Create and initialize configuration structure.

```
struct i2c_master_config config_i2c_master;
i2c_master_get_config_defaults(&config_i2c_master);
```

2. Change settings in the configuration.

```
config_i2c_master.buffer_timeout = 10000;
```

Initialize the module with the set configurations.

```
i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE,
&config_i2c_master);
```



4. Enable the module.

```
i2c master enable(&i2c master instance);
```

2. Create a variable to see when we should stop trying to send packet.

```
uint16_t timeout = 0;
```

3. Create a packet to send.

```
struct i2c_master_packet packet = {
    .address = SLAVE_ADDRESS,
    .data_length = DATA_LENGTH,
    .data = write_buffer,
    .ten_bit_address = false,
    .high_speed = false,
    .hs_master_code = 0x0,
};
```

## 9.1.3. Implementation

#### 9.1.3.1. Code

Add to user application main():

```
/* Write buffer to slave until success. */
while (i2c master write packet wait(&i2c master instance, &packet) !=
        STATUS OK) {
    /* Increment timeout counter and check if timed out. */
    if (timeout++ == TIMEOUT) {
       break;
    }
}
/* Read from slave until success. */
packet.data = read buffer;
while (i2c master read packet wait(&i2c master instance, &packet) !=
        STATUS OK) {
    /* Increment timeout counter and check if timed out. */
    if (timeout++ == TIMEOUT) {
       break:
    }
}
```

#### 9.1.3.2. Workflow

1. Write packet to slave.

The module will try to send the packet TIMEOUT number of times or until it is successfully sent.

2. Read packet from slave.



```
/* Increment timeout counter and check if timed out. */
if (timeout++ == TIMEOUT) {
    break;
}
```

The module will try to read the packet TIMEOUT number of times or until it is successfully read.

## 9.2. Quick Start Guide for SERCOM I<sup>2</sup>C Master - Callback

In this use case, the I<sup>2</sup>C will used and set up as follows:

- Master mode
- 100KHz operation speed
- Not operational in standby
- 65535 unknown bus state timeout value

#### 9.2.1. Prerequisites

The device must be connected to an I<sup>2</sup>C slave.

## 9.2.2. Setup

#### 9.2.2.1. Code

The following must be added to the user application:

A sample buffer to write from, a reversed buffer to write from and length of buffers.

#### Address of slave:

```
#define SLAVE_ADDRESS 0x12
```

### Globally accessible module structure:

```
struct i2c_master_module i2c_master_instance;
```

#### Globally accessible packet:

```
struct i2c_master_packet wr_packet;
struct i2c_master_packet rd_packet;
```

## Function for setting up module:

```
void configure_i2c(void)
{
    /* Initialize config structure and software module */
    struct i2c master config config i2c master;
```



## Callback function for write complete:

## Function for setting up the callback functionality of the driver:

## Add to user application main():

```
/* Configure device and enable. */
configure_i2c();
/* Configure callbacks and enable. */
configure_i2c_callbacks();
```

#### 9.2.2.2. Workflow

1. Configure and enable module.

```
configure i2c();
```

Create and initialize configuration structure.

```
struct i2c_master_config config_i2c_master;
i2c_master_get_config_defaults(&config_i2c_master);
```

2. Change settings in the configuration.

```
config_i2c_master.buffer_timeout = 65535;
```

3. Initialize the module with the set configurations.

```
while(i2c_master_init(&i2c_master_instance,
CONF_I2C_MASTER_MODULE, &config_i2c_master)
   != STATUS_OK);
```



4. Enable the module.

```
i2c_master_enable(&i2c_master_instance);
```

2. Configure callback functionality.

```
configure_i2c_callbacks();
```

1. Register write complete callback.

2. Enable write complete callback.

3. Create a packet to send to slave.

```
wr_packet.address = SLAVE_ADDRESS;
wr_packet.data_length = DATA_LENGTH;
wr_packet.data = wr_buffer;
```

#### 9.2.3. Implementation

#### 9.2.3.1. Code

Add to user application main():

```
while (true) {
    /* Infinite loop */
    if (!port_pin_get_input_level(BUTTON_0_PIN)) {
        while (!port_pin_get_input_level(BUTTON_0_PIN)) {
            /* Waiting for button steady */
        }
        /* Send every other packet with reversed data */
        if (wr_packet.data[0] == 0x00) {
            wr_packet.data = &wr_buffer_reversed[0];
        } else {
            wr_packet.data = &wr_buffer[0];
        }
        i2c_master_write_packet_job(&i2c_master_instance, &wr_packet);
    }
}
```

## 9.2.3.2. Workflow

1. Write packet to slave.

```
wr_packet.address = SLAVE_ADDRESS;
wr_packet.data_length = DATA_LENGTH;
wr_packet.data = wr_buffer;
```

2. Infinite while loop, while waiting for interaction with slave.

```
while (true) {
    /* Infinite loop */
    if (!port_pin_get_input_level(BUTTON_0_PIN)) {
        while (!port_pin_get_input_level(BUTTON_0_PIN)) {
            /* Waiting for button steady */
        }
        /* Send every other packet with reversed data */
```



```
if (wr_packet.data[0] == 0x00) {
        wr_packet.data = &wr_buffer_reversed[0];
} else {
        wr_packet.data = &wr_buffer[0];
}
i2c_master_write_packet_job(&i2c_master_instance, &wr_packet);
}
}
```

### 9.2.4. Callback

Each time a packet is sent, the callback function will be called.

#### 9.2.4.1. Workflow

- Write complete callback:
  - 1. Send every other packet in reversed order.

```
if (wr_packet.data[0] == 0x00) {
    wr_packet.data = &wr_buffer_reversed[0];
} else {
    wr_packet.data = &wr_buffer[0];
}
```

2. Write new packet to slave.

```
wr_packet.address = SLAVE_ADDRESS;
wr_packet.data_length = DATA_LENGTH;
wr_packet.data = wr_buffer;
```

## 9.3. Quick Start Guide for Using DMA with SERCOM I<sup>2</sup>C Master

The supported board list:

- SAMD21 Xplained Pro
- SAMR21 Xplained Pro
- SAML21 Xplained Pro
- SAML22 Xplained Pro
- SAMDA1 Xplained Pro
- SAMC21 Xplained Pro

In this use case, the I<sup>2</sup>C will used and set up as follows:

- Master mode
- 100KHz operation speed
- Not operational in standby
- 10000 packet timeout value
- 65535 unknown bus state timeout value

### 9.3.1. Prerequisites

The device must be connected to an I<sup>2</sup>C slave.

## 9.3.2. Setup

#### 9.3.2.1. Code

The following must be added to the user application:



A sample buffer to send, number of entries to send and address of slave:

Number of times to try to send packet if it fails:

```
#define TIMEOUT 1000
```

Globally accessible module structure:

```
struct i2c_master_module i2c_master_instance;
```

Function for setting up the module:

```
static void configure_i2c_master(void)
{
    /* Initialize config structure and software module. */
    struct i2c_master_config config_i2c_master;
    i2c_master_get_config_defaults(&config_i2c_master);

    /* Change buffer timeout to something longer. */
    config_i2c_master.buffer_timeout = 10000;

    /* Initialize and enable device with config. */
    i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE, &config_i2c_master);

    i2c_master_enable(&i2c_master_instance);
}
```

Globally accessible DMA module structure:

```
struct dma_resource example_resource;
```

Globally transfer done flag:

```
static volatile bool transfer_is_done = false;
```

Globally accessible DMA transfer descriptor:

```
COMPILER_ALIGNED(16)
DmacDescriptor example_descriptor;
```

Function for transfer done callback:

```
static void transfer_done(struct dma_resource* const resource)
{
    UNUSED(resource);

    transfer_is_done = true;
}
```

Function for setting up the DMA resource:

```
static void configure_dma_resource(struct dma_resource *resource)
{
    struct dma_resource_config config;

    dma_get_config_defaults(&config);

    config.peripheral_trigger = CONF_I2C_DMA_TRIGGER;
```



```
config.trigger_action = DMA_TRIGGER_ACTON_BEAT;

dma_allocate(resource, &config);
}
```

Function for setting up the DMA transfer descriptor:

Add to user application main():

### 9.3.2.2. Workflow

1. Configure and enable module:

```
configure i2c master();
```

1. Create and initialize configuration structure.

```
struct i2c_master_config config_i2c_master;
i2c_master_get_config_defaults(&config_i2c_master);
```

2. Change settings in the configuration.

```
config i2c master.buffer timeout = 10000;
```

3. Initialize the module with the set configurations.

```
i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE,
&config_i2c_master);
```

4. Enable the module.

```
i2c_master_enable(&i2c_master_instance);
```

- 2. Configure DMA
  - Create a DMA resource configuration structure, which can be filled out to adjust the configuration of a single DMA transfer.

```
struct dma_resource_config config;
```



2. Initialize the DMA resource configuration struct with the module's default values.

```
dma_get_config_defaults(&config);
```

**Note:** This should always be performed before using the configuration struct to ensure that all values are initialized to known default settings.

3. Set extra configurations for the DMA resource. It is using peripheral trigger. SERCOM TX trigger causes a transaction transfer in this example.

```
config.peripheral_trigger = CONF_I2C_DMA_TRIGGER;
config.trigger_action = DMA_TRIGGER_ACTON_BEAT;
```

4. Allocate a DMA resource with the configurations.

```
dma_allocate(resource, &config);
```

5. Create a DMA transfer descriptor configuration structure, which can be filled out to adjust the configuration of a single DMA transfer.

```
struct dma_descriptor_config descriptor_config;
```

Initialize the DMA transfer descriptor configuration struct with the module's default values.

```
dma_descriptor_get_config_defaults(&descriptor_config);
```

**Note:** This should always be performed before using the configuration struct to ensure that all values are initialized to known default settings.

7. Set the specific parameters for a DMA transfer with transfer size, source address, and destination address.

8. Create the DMA transfer descriptor.

```
dma_descriptor_create(descriptor, &descriptor_config);
```

## 9.3.3. Implementation

#### 9.3.3.1. Code

Add to user application main():



## 9.3.3.2. Workflow

1. Start the DMA transfer job.

```
dma_start_transfer_job(&example_resource);
```

2. Set the auto address length and enable flag.

3. Waiting for transfer complete.

```
while (!transfer_is_done) {
   /* Wait for transfer done */
}
```

4. Enter an infinite loop once transfer complete.

```
while (true) {
}
```



# 10. Document Revision History

Doc. Rev.	Date	Comments
42117E	12/2015	Added support for SAM L21/L22, SAM DA1, SAM D09, and SAM C21
42117D	12/2014	Added support for 10-bit addressing and high speed in SAM D21. Added support for SAM R21 and SAM D10/D11.
42117C	01/2014	Added support for SAM D21
42117B	06/2013	Corrected documentation typos. Updated I <sup>2</sup> C Bus State Diagram.
42117A	06/2013	Initial release







Atmet | Enabling Unlimited Possibilities®











**Atmel Corporation** 

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-42117E-SAM-I2C-Bus-Driver-Sercom-I2C\_AT03250\_Application Note-12/2015

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected®, and others are registered trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.