

VSC8572/VSC8574
Application Note
VSC8572/VSC8574 Transition Design Guide



Contents

1	Revision History	1
1.1	Revision 2.0	1
1.2	Revision 1.0	1
2	Introduction	2
3	Package, Pinout, and Marking Changes	3
4	Design Recommendations	4
4.1	API Software	4
4.2	Device ID Changes	4

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 2.0

Revision 2.0 was the second release of this document published in September 2012. In this revision, the API Software section was updated to address previous errata considerations.

1.2 Revision 1.0

Revision 1.0 was the first release of this document. It was published in July 2012.

2 Introduction

This document highlights considerations when transitioning through one of the following device changes.

1. VSC8572 (revision C) to VSC8572-01 (revision D)
2. VSC8572-03 (revision C) to VSC8572-04 (revision D)
3. VSC8574 (revision C) to VSC8574-01 (revision D)
4. VSC8574-03 (revision C) to VSC8574-04 (revision D)

3 Package, Pinout, and Marking Changes

Revision D uses the same package as revision C. There are no pinout changes moving from revision C to revision D.

Revision D uses copper bond wires instead of gold bond wires. As part of the copperwire implementation, the mold compound changed.

A solid white square mark, used to identify screening to specific ATE test criteria, is no longer printed on revision D devices.

4 Design Recommendations

4.1 API Software

Vitesse requires using API revision 4.03 or greater for Revision D. Revision 4.03 is the first API revision to include:

- Initialization scripts required by the new revision containing:
 - Optimal settings for link performance in 100Base-TX and 1000Base-TEEE modes. This was a revision C erratum.
 - Optimal settings for 10Base-Te signal performance. This was a revision C erratum.
- Ability to disable the “New SPI Mode” software workaround on the old revision for the “truncated timestamp output” erratum. This erratum is fixed in revision D silicon. Any customer using the recommended software workaround for the old revision can continue to do so in the new revision. However, Vitesse recommends disabling the “New SPI Mode” and utilizing the SPI bus as described in the revision D datasheet.

See the appropriate revision C errata document on the web for more information on the above errata.

4.2 Device ID Changes

The device revision number, in IEEE802.3 register 3 bits 3:0, has been changed to “0010” in revision D. In addition, the device version, bits 31-28, in the JTAG user-code device identification register has been changed to “0010”.

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2012 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

VPPD-03114