

Using XDMAC with QSPI on Arm Cortex-M7 MCUs Using MPLAB Harmony v3

AN3466



Introduction

This document describes how to use the Direct Memory Access Controller (XDMAC) with the Quad Serial Peripheral Interface (QSPI) on a Arm Cortex-M7 based MCU (SAM E70). It also describes the implementation of an application using the MPLAB Harmony v3 software framework, and evaluating performance of QSPI read and write operations with or without XDMAC.

Table of Contents

Introduction.....	1
1. Hardware and Software Requirements.....	3
1.1. SAM E70 Xplained Ultra Evaluation Kit.....	3
1.2. Logic Analyzer or Oscilloscope.....	3
1.3. MPLAB X IDE and MPLAB XC Compilers.....	3
1.4. MPLAB Harmony v3.....	3
2. Introduction to QSPI.....	4
3. Direct Memory Access Controller.....	5
3.1. Peripheral-to-Memory Transfer.....	5
3.2. Memory-to-Peripheral Transfer.....	6
3.3. Memory-to-Memory Transfer.....	6
4. MPU Configuration for QSPI.....	10
5. Using XDMAC with QSPI on Cortex-M7 (SAM E70) Using MPLAB Harmony v3.....	11
5.1. QSPI XDMAC Read/Write MPLAB Harmony v3 Application.....	11
5.2. QSPI XDMAC Read/Write Application Flowchart	15
5.3. Running The QSPI XDMAC Read/Write Application.....	20
6. QSPI Performance Evaluation.....	22
6.1. QSPI Write Without DMA.....	22
6.2. QSPI Write with DMA.....	22
6.3. QSPI Read Without DMA.....	23
6.4. QSPI Read With DMA.....	23
7. Conclusion.....	25
8. References.....	26
9. Revision History.....	27
Microchip Information.....	28
The Microchip Website.....	28
Product Change Notification Service.....	28
Customer Support.....	28
Microchip Devices Code Protection Feature.....	28
Legal Notice.....	28
Trademarks.....	29
Quality Management System.....	30
Worldwide Sales and Service.....	31

1. Hardware and Software Requirements

1.1 SAM E70 Xplained Ultra Evaluation Kit

The SAM E70 Xplained Ultra Evaluation Kit is a development kit for evaluating the SAME70 microcontroller (MCU). The SAM E70 is based on the Cortex-M7 capable of running at 300 MHz. This ultra-evaluation kit includes an on-board Embedded Debugger, eliminating the need for external tools to program or debug the SAME70. The kit also offers external connectors to extend the features of the board and ease the development of custom designs.

The SAM E70 Xplained Ultra Evaluation Kit is available at [Microchip Direct](#).

1.2 Logic Analyzer or Oscilloscope

A logic analyzer or oscilloscope is required to analyze the GPIO pins which are configured to measure the performance of the QSPI read and write operations, with and without XDMAC.

1.3 MPLAB X IDE and MPLAB XC Compilers

The MPLAB X Integrated Development Environment (IDE) is an expandable, highly configurable software program that incorporates powerful tools to help discover, configure, develop, debug, and qualify embedded designs for most of the Microchip's microcontrollers.

The MPLAB X IDE is available for download at [Microchip Website](#). This example describes MPLAB X IDE version 6.15. MPLAB XC compilers are available for download at [Microchip Website](#). This example describes MPLAB XC32 version 4.30.

1.4 MPLAB Harmony v3

MPLAB Harmony v3 is a fully-integrated embedded software development framework that provides flexible and interoperable software modules that enable users to dedicate resources to creating applications for 32-bit PIC® and SAM devices, rather than dealing with device details, complex protocols and library integration challenges.

It includes the MPLAB Code Configurator (MCC), an easy-to-use development tool with a Graphical User Interface (GUI) that simplifies device set up, library selection, configuration and application development. The MCC is available as a plug-in that integrates with MPLAB X IDE and has a separate Java executable for stand-alone use with other development environments.

The examples described in this document use the following MPLAB Harmony v3 repositories. The user need to download the following repositories from [GitHub](#):

- [csp](#) (MPLAB Harmony v3 Chip Support Package)
- [dev_packs](#) (MPLAB Harmony v3 Product Database)
- [Core](#) (MPLAB Harmony v3 Core)

or use the [MCC Content Manager in MPLAB X IDE](#) to download the repositories.

2. Introduction to QSPI

The Quad SPI Interface (QSPI) is a synchronous serial interface to communicate with external devices or memories. It is similar to the Serial Parallel Interface (SPI) protocol except that it has four data lines. Because the data is sent over multiple lines, it increases the bandwidth and performance compared to the standard SPI protocol.

The QSPI supports single, quad, or dual I/O based on the mode selected. The QSPI can be used in the following modes:

- **SPI mode:** Acts as a regular SPI Master mode. Interfaces to serial peripherals, such as ADCs, DACs, LCD controllers, CAN controllers, and sensors.


Note: The scope of this document is limited to the QSPI serial memory mode. For a detailed description on the operation and configuration of the QSPI in SPI mode, refer to the product data sheet.

- **Serial Memory mode:** Interfaces to serial Flash memories.

The QSPI allows the system to use high-performance serial Flash memories, which are small and inexpensive, in place of larger and more expensive parallel Flash memories.

The following figure illustrates the block diagram of the QSPI.

Figure 2-1. QSPI Block Diagram




3. Direct Memory Access Controller

The Direct Memory Access Controller (XDMAC) is an AHB-protocol central direct memory access controller. It can transfer data between memories and peripherals, which allows these tasks to be offloaded from the CPU. It enables high data transfer rates with minimum CPU intervention and frees up CPU time. With access to all peripherals, the XDMAC can handle automatic data transfer between communication modules. The XDMAC has several DMA channels and each channel is fully programmable and provides both peripheral or memory-to-memory transfers.

The following figure illustrates the block diagram of the XDMAC controller.

Figure 3-1. XDMAC Controller Block Diagram



The XDMAC supports the following data transfers:

- Peripheral-to-memory transfer
- Memory-to-peripheral transfer
- Memory-to-memory transfer

3.1 Peripheral-to-Memory Transfer

The XDMAC transfers data from the source peripheral address and writes it to the destination memory location. This is a peripheral synchronized transfer, which means the memory transaction is synchronized with the peripheral that generates the DMA request. It is also possible for software to initiate the DMA request.

Peripheral-to-memory transfer has five levels of data transactions: Master, Block, Microblock, Burst, and Chunk level transactions. Master, Block, Microblock, and Burst level transactions work the same as explained in the memory-to-memory data transfer section. In peripheral-to-memory data transfer, the burst level transaction is further divided into chunk level data transaction to have a higher granularity.

3.2 Memory-to-Peripheral Transfer

The XDMAC transfers data from the source memory address and writes it to the destination peripheral location. This is also a peripheral synchronized transfer.

It has four levels of data transactions: Master, Block, Microblock, and Chunk level transactions. Master, Block, and Microblock level transactions work exactly the same way as explained in the memory-to-memory data transfer section. In the memory-to-peripheral data transfer, the burst level transaction is not present. The microblock is split into a chunk level data transaction.

3.3 Memory-to-Memory Transfer

The XDMAC reads data from the source memory location and writes it to the destination memory location. Memory-to-memory data transfer has four levels of data transactions: Master, Block, Microblock, and Burst level transactions.

XDMAC Master Transfer: The Master Transfer is a multi block data transfer, which is performed using a linked list of descriptors (blocks). Each descriptor in the linked list is configured to perform a block transfer. In multi block transfer mode, the XDMAC channel configuration parameters can be modified at the inter block boundary (between descriptors) and interrupts can be generated on a per block basis, or when the end of linked list event occurs.

- To configure the XDMAC Master Transfer mode, enable 'Use Linked List Mode' in the MCC under the XDMAC Configurations which will generate the code to configure the first descriptor control (XDMAC_CNDC) and address (XDMAC_CNDA) registers.

Note: This application is not configured to use the XDMAC in Master Transfer mode.

XDMAC Block: An XDMAC block is composed of a programmable number of microblocks. The block length (number of microblocks) is configured in the BLEN field of the XDMAC Channel Block Control Register (XDMAC_CBCx).

- The MCC generates the XDMAC Block code by default.

Note: This application does not use the XDMAC Block mode to transfer data between memory-to-memory.

XDMAC Microblock: A microblock is composed of programmable data. The microblock length is configured in the UBLEN field of the XDMAC Channel Microblock Control Register (XDMAC_CUBCx). The microblock length (UBLEN) indicates the amount of data (bytes, half words, or words based on the data width setting) present in a microblock. The XDMAC channel configuration parameters remain unchanged at the data boundary.

- The XDMAC Microblock mode is configured by setting the data width in the MCC under XDMAC Channel Settings. The data width can be 8, 16, or 32-bits.


Note: The application is configured for a data width of 8-bit for writing, and 32-bit for reading.

XDMAC Burst and Incomplete Burst: To improve the overall performance when accessing the dynamic external memory, a burst access is mandatory. Each data unit of the microblock is considered a part of a memory burst. The programmable burst value indicates the largest memory burst allowed on a per channel basis. The burst size (in WORDS) is configured in the MBSIZE field of the XDMAC Channel Configuration Register (XDMAC_CCx). When the microblock length is not an integral multiple of the burst size, an incomplete burst is performed to read or write the last trailing bytes.

- The XDMAC Burst size is configured for memory-to-memory in the MCC under the XDMAC Channel Settings. The burst size can be 1, 4, 8, or 16 transfers per burst.

Note: This application is configured for 1 transfer per burst for writing, and 16 transfers per burst for reading.

The following figure illustrates the Memory Transfer Hierarchy.

Figure 3-2. Memory Transfer Hierarchy

In the SAM E70 Xplained Ultra Evaluation Kit, the External Serial Flash ([SST26VF032BA](#)) is mapped to the QSPI memory region and the QSPI is configured to run in Serial Memory mode. The source (application buffer) and destination (Serial Flash) are memory types, therefore, the XDMAC transfer type is configured to memory-to-memory instead of peripheral-to-memory or memory-to-peripheral.


As mentioned previously, to increase the overall performance of the Read from External Serial Flash using the XDMAC, the data transaction level used for the Read operation is a XDMAC Microblock width size configured to 32-bits and a Burst Size to 16 transfers per burst, compared to the Write to External Serial Flash with the XDMAC Microblock width configured to 8-bits and the Burst Size to 1 transfer per burst. This is due to the slow write operation, which happens one page at a time. For additional information, refer to the [SST26VF032BA](#) document.

XDMAC Configurations:

The XDMAC can be configured by selecting the System module and traversing in tree view to DMA (XDMAC), then complete the XDMAC Transmit and Receive channel configurations in the Configuration Option window.

The figure below illustrates the XDMAC configurations for the QSPI Transmit and Receive channels in the MCC.

Figure 3-3. MPLAB Harmony v3 XDMAC QSPI Channel Configurations



XDMAC Channel Configurations: In the XDMAC write operation, the DMA transfers one byte from the application buffer to the QSPI memory address for each trigger, where in the read operation, one word is transferred from the application buffer to the QSPI memory address for each trigger, and the XDMAC holds the AHB bus till it finishes the 16 transfers in burst. This helps to increase the overall performance in the XDMAC Read operation.

- **Source and Destination Address Mode:** Select whether to increase the Source and Destination Address after every transfer.
 - Because it is a memory-to-memory transfer type, the Source and Destination Address mode are incremented after every transfer for both the QSPI Receive and Transmit channels.
- **Data Width:** Size of one transfer. The default value is 8 bits.
 - To increase the Read operation performance, the Data Width is configured to 32-bits.
- **DMA Interface Bus:** Configure the Source or Destination Interface Bus to Read or Write the data through the System bus.
 - If the trigger source is the QSPI transmit, then the DMA Interface Bus which reads the Source data is the *system bus interface 0* and the *system bus interface 1* writes the Destination data.

- If the trigger source is the QSPI receive, then the DMA Interface Bus which reads the Source data is the *system bus interface 1* and the *system bus interface 0* writes the Destination data.
- **Memory Burst Size:** A fast data transfer mode. It can perform up to 16 transfers (beats) before releasing the control of the system bus back to the CPU. The value of burst length is configured to 16 transfers per burst to achieve better performance.

The DMA transfer direction, request type, and chunk size can be ignored if these configurations are applicable only to memory-to-peripheral transfer types or peripheral-to-memory transfer types.

4. MPU Configuration for QSPI

The Cortex-M7 processor features a Memory Protection Unit (MPU) allowing the division of the memory map into several regions with privilege permissions and access rules. It helps in providing fine grain memory control, enabling applications to utilize multiple privilege levels, separating and protecting code, data and stack on a task-by-task basis.

The SAM E70 devices manage up to 16 regions with the MPU for safety and critical applications. The following table summarizes the available MPU attributes in Cortex-M7.

Table 4-1. MPU Attributes

Memory type	Shareability	Attributes	Description
Strongly ordered	N/A	N/A	All access occurs in program order. No concurrent access can be done until the current access is completed.
Device	Shared	N/A	All access occurs in program order. Memory mapped peripheral shared by several masters.
	Non-shared	N/A	All access occurs in program order. Memory mapped peripheral shared by single master.
Normal	Shared	Non-cacheable Write-through cacheable Write-back Cacheable	Normal memory shared by several masters.
	Non-shared	Non-cacheable Write-through cacheable Write-back Cacheable	Normal memory shared by single master.

When the QSPI is accessed by the Cortex-M7 processor for programming operations, the QSPI memory space must be defined in the Cortex-M7 MPU.

For Programming operations, the QSPI memory space must be defined in the MPU with the attribute 'Device' or 'Strongly Ordered'. For Fetch/Read operations, the QSPI memory space must be defined in the MPU with the attribute 'Normal' to benefit from the internal cache.

The following figure shows the MPU configuration for the QSPI memory region using the “MPU Settings” window in the MCC.

Figure 4-1. MPLAB Harmony v3 MPU Settings

MPU CONFIGURATOR

☒ Enable MPU

☐ HFNMIENA (Enable MPU during HARDFAULT, NMI or FAULTMASK is set)

☒ PRIVDEFENA (Enable privileged software access to the default memory map)


☐ Use Recommended Settings

Region	Enable	Memory Space	Region Name	Start Address(Hex)	Region Size	Memory Type	Data Access	Instruction Fetch	Shareable
0	☒	QSPI	QSPI	0x80000000	256 MB	Strongly-Ordered Memory	User: Read/Write, Privileged: Read/Write	☒	☐
1	☐			0x0	32 Bytes	Strongly-Ordered Memory	User: No Access, Privileged: No Access	☐	☐
2	☐			0x0	32 Bytes	Strongly-Ordered Memory	User: No Access, Privileged: No Access	☐	☐

5. Using XDMAC with QSPI on Cortex-M7 (SAM E70) Using MPLAB Harmony v3

To implement the XDMAC with QSPI using MPLAB Harmony v3, refer to the [Hardware and Software Requirements](#) section. The SAM E70 Xplained Ultra Board contains a 4-MB QSPI Flash (SST26VF032BA) interfaced to the QSPI lines. Refer to the [SST26VF032BA](#) data sheet to know which commands and instructions can be used to communicate to the serial Flash.

Figure 5-1. QSPI XDMAC Read Write Application Block Diagram



- **Initialization:** The CPU starts executing from the internal MCU Flash, and initializes the QSPI in Serial Memory mode, the XDMAC in memory-to-memory transfer mode, and configures the QSPI Transmit and Receive channels.
- **Without DMA:** In Serial Memory mode, the serial Flash mapped to 0x80000000, and appears as a memory address to the CPU. The CPU starts executing from the QSPI memory region (that is, 0x80000000). It Writes page by page into the QSPI memory region, which will in turn write to the External Serial Flash and read data from the same. The read/writes to the External Serial Flash requires the CPU to either poll or periodically monitor the completion of read/write transactions. Therefore, the CPU is kept consistently busy checking the status of the QSPI read/write operations.
- **With DMA:** The CPU sets up the QSPI and sends the read/write commands. The actual read/write operation is handled by the XDMAC, which off-loads these tasks from the CPU. It enables data transfer with minimal CPU intervention and notifies the application through a callback after the XDMAC read/write transfer is complete.


The application for using the XDMAC with the QSPI is available at [qspi_xdmac_read_write](#), which is based on MPLAB Harmony v3.

5.1 QSPI XDMAC Read/Write MPLAB Harmony v3 Application

The QSPI XDMAC Read/Write application writes and reads 80 KB data into the External Serial Flash memory using the QSPI, with and without using XDMAC. The performance of the QSPI read/write is evaluated by comparing the time taken for the read/write to and from the External Serial Memory with or without using the XDMAC.

The following figure illustrates the hardware setup for the application.

Figure 5-2. QSPI XDMAC Read Write Hardware Setup




This application configures the following modules:

- Configure four GPIO pins to test the performance of the QSPI read/write operations:
 - Four separate GPIO pins are configured to measure the time taken for data transmission with and without the DMA. The pins are set before the read/write operations and are cleared after the read/write operations.
- The QSPI MPU memory region is strongly ordered which disables the cache.
- Configures the QSPI to Serial Memory Read mode to read/write from the serial Flash and set the QSPI Clock frequency to 50.0 MHz.
- Enable the XDMAC and configure the QSPI transmit and receive channels to perform read/write operations using the DMA.
- Enable the SysTick in interrupt mode to toggle the user LED1 every 500 ms. The LED is used to indicate the success or failure of the application.

Follow these steps to configure MCC for the QSPI XDMAC read/write application:

1. Configure the MPU for QSPI memory regions. The QSPI must be configured as 'Strongly ordered' for programming the operation as shown in [MPLAB Harmony v3 MPU Settings](#).
2. Verify the Master and Processor clocks from the MCC **Clock Configuration** window.

Figure 5-3. QSPI XDMAC Read Write Clock Configurations

- Configure the LED pin as a GPIO.

Figure 5-4. QSPI XDMAC Read/Write LED Pin Configuration

Pin Number	Pin ID	Custom Name	Function	Direction	Latch	Open Drain	PiO Interrupt	Pull Up	Pull Down	Glitch/Debounce Filter	Drive
102	PA0		Available	In	n/a	☐	Disabled	☐	☐	Disabled	Low
99	PA1		Available	In	n/a	☐	Disabled	☐	☐	Disabled	Low
93	PA2		Available	In	n/a	☐	Disabled	☐	☐	Disabled	Low
91	PA3		Available	In	n/a	☐	Disabled	☐	☐	Disabled	Low
77	PA4		Available	In	n/a	☐	Disabled	☐	☐	Disabled	Low
73	PA5	LED	GPIO	Out	Low	☐	Disabled	☐	☐	Disabled	Low
114	PA6		Available	In	n/a	☐	Disabled	☐	☐	Disabled	Low
35	PA7		Available	In	n/a	☐	Disabled	☐	☐	Disabled	Low

- Click **Pin Settings** tab and then configure the GPIO pins (PB2, PB3, PC31 and PA19) for testing the QSPI performance:
 - PERF_TEST_QSPI_Read Pin: Used to set and clear the pin before and after the QSPI read without DMA.
 - PERF_TEST_QSPI_Write Pin: Used to set and clear the pin before and after the QSPI write without DMA.
 - PERF_TEST_QSPI_DMA_Read Pin: Used to set and clear the pin before and after the QSPI read with DMA.
 - PERF_TEST_QSPI_DMA_Write Pin: Used to set and clear the pin before and after the QSPI write with DMA.

Figure 5-5. QSPI XDMAC Read/Write GPIO PIN Configuration


Pin Number	Pin ID	Custom Name	Function	Direction	Latch	Open Drain	PiO Interrupt	Pull Up	Pull Down	Glitch/Debounce Filter	Drive
26	PB2	PERF_TEST_QSPI_Read	GPIO	Out	Low	☐	Disabled	☐	☐	Disabled	Low
31	PB3	PERF_TEST_QSPI_DMA_Read	GPIO	Out	Low	☐	Disabled	☐	☐	Disabled	Low
14	PC31	PERF_TEST_QSPI_DMA_Write	GPIO	Out	Low	☐	Disabled	☐	☐	Disabled	Low
23	PA19	PERF_TEST_QSPI_Write	GPIO	Out	Low	☐	Disabled	☐	☐	Disabled	Low

- Configure the GPIO pins (QSCK, QCS, QIO [3:0]) for the QSPI peripheral from the MCC **Pin Settings** window.


Figure 5-6. QSPI XDMAC Read/Write QSPI Pin Configuration

Pin Number	Pin ID	Custom Name	Function	Direction	Latch	Open Drain	PIO Interrupt	Pull Up	Pull Down	Glitch/Debounce Filter	Drive
64	PA11		QSPI_QCS	n/a	n/a	☐	Disabled	☐	☐	Disabled	Low
68	PA12		QSPI_QIO1	n/a	n/a	☐	Disabled	☐	☐	Disabled	Low
42	PA13		QSPI_QIO0	n/a	n/a	☐	Disabled	☐	☐	Disabled	Low
51	PA14		QSPI_QSCK	n/a	n/a	☐	Disabled	☐	☐	Disabled	Low
25	PA17		QSPI_QIO2	n/a	n/a	☐	Disabled	☐	☐	Disabled	Low
2	PD31		QSPI_QIO3	n/a	n/a	☐	Disabled	☐	☐	Disabled	Low

- In the left Navigation bar select **System**. In the right Configuration Options section, click and expand **System > Cortex-M7 Configuration > SysTick**.
- Select **Enable SysTick** and **Enable Interrupt** options as shown below.


Figure 5-7. QSPI XDMAC Read/Write CACHE and SysTick Configuration

- Select **QSPI Peripheral Library** and in the Configuration Options section, click and expand **QSPI > Hardware Settings**, and then configure Clock Polarity as shown below.

Figure 5-8. QSPI XDMAC Read/Write QSPI Configuration

9. Configure the XDMAC QSPI Transmit and Receive Channels in memory-to-memory mode. Refer to the [MPLAB Harmony v3 XDMAC QSPI Channel Configurations](#) for a detailed XDMAC configurations.
10. Click **Generate** to generate the MPLAB Harmony v3 code.


Figure 5-9. QSPI XDMAC Read/Write Generate Code




5.2 QSPI XDMAC Read/Write Application Flowchart

The QSPI XDMAC read/write application does the low-level initialization and setup of the QSPI peripheral before performing the read/write operation. The performance is evaluated with or without enabling the XDMAC. The following figure illustrates a high-level flowchart of the QSPI XDMAC read/write application.

Figure 5-10. QSPI XDMAC Read/Write Throughput Measurement Flowchart




- **Initialization:** The application initializes low-level peripherals and registers to the QSPI RX/TX callback function to get the transfer complete status. The initialization sequence is shown in the following figure.

Figure 5-11. QSPI XDMAC Read/Write Initialization Flowchart


- **QSPI Setup:** The sequence of the QSPI setup includes Reset, Enable Quad I/O, Unlock, Read JEDEC ID, and Erase the Flash before proceeding with read/write operations. The following figure illustrates the QSPI XDMAC read/write setup flowchart.

Figure 5-12. QSPI XDMAC Read/Write Setup Flowchart




- **QSPI Read/Write without XDMAC:** The application sets the write pin before performing the data write to the external serial memory and it is cleared after a successful write operation. This is repeated for read operation. These pins are used as markers to evaluate the total time taken for the read/write operations without the XDMAC. The following figure illustrates the QSPI read/write without the XDMAC.

Figure 5-13. QSPI XDMAC Read/Write Without XDMAC Flowchart



- **QSPI Read/Write with XDMAC:** The application sets the write pin before performing the data write to the external serial memory using the XDMAC and it is cleared after successful write operation. This is repeated for the read with the XDMAC operation. These pins are used as markers to evaluate the total time taken for the read/write operations with the XDMAC. The following diagram illustrates the QSPI read/write with the XDMAC.

Figure 5-14. QSPI XDMAC Read/Write with XDMAC Flowchart

5.3 Running The QSPI XDMAC Read/Write Application

1. Perform the hardware setup as shown in the [QSPI XDMAC Read Write Hardware Setup](#).
2. Connect the micro USB to the Host computer.
3. Connect the Saleae Logic Analyzer and establish a connection with the Host PC. Configure the following channels to measure the QSPI throughput as follows:
 - Channel 0 is PA19, which is configured to 'Set and Clear' the pin before and after the *QSPI Write without DMA*.
 - Channel 1 is PB2, which is configured to 'Set and Clear' the pin before and after the *QSPI Read without DMA*.
 - Channel 2 is PC31, which is configured to 'Set and Clear' the pin before and after the *QSPI Write with DMA*.
 - Channel 3 is PB3, which is configured to 'Set and Clear' the pin before and after the *QSPI Read with DMA*.

4. Open the QSPI XDMAC read/write project (< downloaded folder > /*qspi_xdmac_read_write/firmware/sam_e70_xult.X*) in the MPLAB X IDE.
5. Build the project using MPLAB X IDE and program it to the target.
6. Start capturing samples using the Logic Analyzer Software.
7. Reset the hardware to start the application run from the beginning.
8. Stop capturing the sample in the Logic Analyzer Software.
9. Toggling LED1 indicates that the QSPI read/write with or without the DMA is successful.
10. Check the above mentioned four GPIO pin waveforms and timestamps to see the QSPI performance with or without using the XDMAC. See [QSPI Performance Evaluation](#) for a detailed analysis.


6. QSPI Performance Evaluation

The QSPI read/write performances are evaluated with or without the XDMAC. The following use cases are executed to capture the throughput of the QSPI running at 50 MHz. The time taken for the actual write or read from the External Serial Memory is captured by toggling the GPIO lines before performing the operation.

- Write 80 KB of data to external serial Flash without using the DMA
- Read 80 KB of data from the external serial Flash without using the DMA
- Write 80 KB of data to external serial Flash using the DMA
- Read 80 KB of data from the external serial Flash using the DMA

The following diagram shows these operations.

Figure 6-1. QSPI XDMAC Read/Write Throughput Measurement Overview




6.1 QSPI Write Without DMA

The time taken by the QSPI to write one page (256 bytes) without the DMA is 1.09552 ms.

The total time taken to write 80 KB (that is, 320 pages) of data: $320 * 1.09552 \text{ ms} = 350.5664 \text{ ms}$.

The following figure shows the time taken to write one page into the serial external memory without DMA.

Figure 6-2. QSPI XDMAC Write Throughput Measurement Without DMA




6.2 QSPI Write with DMA

The time taken by the QSPI to write one page (256 bytes) with the DMA is 1.095044 ms.

The total time taken to write 80 KB (that is, 320 pages) of data: $320 * 1.095044 \text{ ms} = 350.41408 \text{ ms}$.

The following figure shows the time taken to write one page into serial external memory with DMA.

Figure 6-3. QSPI XDMAC Write Throughput Measurement with DMA




The time saved by using the XDMAC for the QSPI Write Operation: $350.5664 - 350.41408 = 0.15232 \text{ ms}$.

6.3 QSPI Read Without DMA

The time taken by the QSPI to read 80 KB of data without the DMA is 5.14304 ms.

The following figure shows the timestamp.

Figure 6-4. QSPI XDMAC Read Throughput Measurement Without DMA




6.4 QSPI Read With DMA

The time taken by the QSPI to read one 80 KB of data with the DMA is 3.99216 ms.

The time saved by using the DMA for the QSPI Read Operation: $5.14304 - 3.99216 = 1.15088 \text{ ms}$.

The following figure shows the timestamp.

Figure 6-5. QSPI XDMAC Read Throughput Measurement With DMA



7. Conclusion

The QSPI can be used in conjunction with the Direct Memory Access Controller (XDMAC) to reduce the processor overhead.

QSPI write with DMA: The performance evaluation test results show there is not much performance improvement in the QSPI write with the XDMAC. Because the QSPI is configured to run at high speed (that is, 50.0 MHz) and each write operation involves writing one page (that is, 256 bytes) at a time. Therefore, with the DMA there is not much improvement in the QSPI write throughput except that the CPU can off-load the write task to the XDMAC, which allows the CPU to execute other high-priority tasks.

QSPI read with DMA: The performance evaluation test results show a significant improvement in the QSPI read throughput when the XDMAC is used for reading the data from the external serial memory. Also, the CPU can off-load this task to the XDMAC and can execute other high-priority tasks.

8. References

The following documents are used as reference. For additional information, visit the Microchip website or contact a local Microchip sales office.

- Execute in place with QSPI using ASF:
ww1.microchip.com/downloads/en/DeviceDoc/Atmel-44065-Execute-in-Place-XIP-with-Quad-SPI-Interface-SAM-V7-SAM-E7-SAM-S7_Application-Note.pdf
- AT17417: Usage of XDMAC on SAM S/SAM E/SAM V:
ww1.microchip.com/downloads/en/DeviceDoc/Atmel-42761-Usage-of-XDMAC-on-SAMS-SAME-SAMV_ApplicationNote_AT17417.pdf
- Execute in place with QSPI using MPLAB Harmony 3
ww1.microchip.com/downloads/en/Appnotes/Execute-In-Place%20_with_QSPI_on_%20Cortex-M7_MCUs_Using_MPLAB_Harmony_v3_DS00003443A.pdf
- SAM E70 Xplained Ultra User's Guide:
ww1.microchip.com/downloads/en/DeviceDoc/SAM-E70-Xplained-Ultra-User-Guide-70005389A.pdf
- SAM E70/S70/V70/V71 Family Data Sheet:
ww1.microchip.com/downloads/aemDocuments/documents/MCU32/ProductDocuments/DataSheets/SAM-E70-S70-V70-V71-Family-Data-Sheet-DS60001527.pdf
- For additional information about 32-bit Microcontroller Collaterals and Solutions, refer to: [DS70005534: 32-bit Microcontroller Collateral and Solutions Reference Guide](#)
- For other relevant information, refer to the [Microchip web site](#)

9. Revision History

Revision B - 08/2024

The following updates were performed for this revision:

- Throughout the document all references to the MHC were converted to the MCC
- Updated Software versions and website links for the following sections:
 - [SAM E70 Xplained Ultra Evaluation Kit](#)
 - [MPLAB X Integrated Development Environment and XC Compilers](#)
 - [MPLAB Harmony v3](#)
- Updated terminology, links and images in the following sections to reflect the tool update to the MCC:
 - [Memory-to-Memory Transfer](#)
 - [MPU Configuration for QSPI](#)
 - [QSPI XDMAC Read/Write MPLAB Harmony v3 Application](#)
 - [QSPI Performance Evaluation](#)
 - [QSPI Write Without DMA](#)
 - [QSPI Write with DMA](#)
 - [QSPI Read Without DMA](#)
 - [QSPI Read With DMA](#)
- Updated [References](#) with new links to reflect the tool update

Revision A - 05/2020

This is the initial release of the document.

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure

that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0126-5

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Hod Hasharon Tel: 972-9-775-5100 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820