# ENT-AN1040 Application Note Encapsulation Support in Microsemi IEEE 1588v2 PHYs

Released Dec 2018





# **Contents**

1	Revis	sion History	1
		Revision 2.0	
		Revision 1.0	
2	Enca	psulation Support in Microsemi IEEE 1588v2 PHYs	2
	2.1	Encapsulation Engines	. 2
	2.2	Comparator Stages and Flows	. 4
		2.2.1 Example Encapsulations	



# 1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

### **1.1** Revision **2.0**

In revision 2.0 of this document, formatting was updated.

# **1.2** Revision **1.0**

Revision 1.0 was the first publication of this document.



## 2 Encapsulation Support in Microsemi IEEE 1588v2 PHYs

This document gives a general overview of IEEE 1588v2 PTP and Y.1731 OAM encapsulation support in Microsemi PHYs.

The documents for the following products are available for reference: VSC8492 Dual Channel Universal 10G PHY or 10 GbE PHY with OTN/FEC and IEEE 1588; VSC8494 Quad Channel Universal 10G PHY or 10 GbE PHY with OTN/FEC and IEEE 1588; VSC8488-15 Dual Channel WAN/LAN/Backplane XAUI to SFP+/KR Transceiver; and VSC8487-15 WAN/LAN/Backplane XAUI to SFP+/KR Transceiver.

Microsemi 1588v2 PHYs support the following encapsulations for 1588v2/PTP frames:

- Ethernet with 0, 1, or 2 VLAN tags
- UDP over IPv4
- UDP over IPv6
- MPLS
- Pseudo-wires
- PBB and PBB-TE tunnels
- IP/IP tunnel


Microsemi 1588v2 PHYs support the following encapsulations for OAM/Y.1731 frames:

- Ethernet with 0,1, or 2 VLAN tags
- PBB: Y.1731 OAM over PBB
- MPLS PWE: Y.1731 OAM delivery over MPLS PWE

#### 2.1 Encapsulation Engines

Microsemi 1588v2 PHYs use 3 programmable encapsulation engines (A, B, and C), and each engine can classify up to 8 flows (24 total) in each direction (ingress and egress). PTP/Y.1731 frames are parsed from each flow, as shown in the following illustration:


Figure 1 • Encapsulation Engines





Engines A and B support one encapsulation each and are shared across two ports in a PHY. Engines A and B support both PTP and OAM/Y.1731 in the encapsulations shown in the following illustration:

Figure 2 • Engines A and B Encapsulation Support



Each engine has 6 programmable comparators used to match each protocol in an encapsulation stack. Each engine comparator can match up to 8 different flows, as shown in the following table:

**Table 1 • Comparators** 

Comparator Name	Sequence	Engine A/B Flows	
Ethernet Comparator 1	First	8	8
Ethernet Comparator 2	Intermediate	8	8
IP/UDP/ACH Comparator 1	Intermediate	8	NA
IP/UDP/ACH Comparator 2	Intermediate	8	NA
MPLS Comparator	Intermediate	8	8
PTP/Y.1731 OAM Comparator	Last	6	6

The comparators must be programmed in a sequence based on the desired encapsulation in the previous illustration, where Ethernet is always first and PTP/OAM is last. The last stage PTP/OAM comparator executes one of six timestamp actions based on message types.

The following illustration shows that engine C supports a subset of encapsulations and is shared across two ports in a PHY.






Figure 3 • Engine C Encapsulation Support

Engine C can support two encapsulations simultaneously, but one encapsulation must be Ethernet while the others can be PBB or MPLS PW. Engine C has only four comparators, and it does not support IPv4 /IPv6. Engine C supports both PTP and Y.1731/OAM, but it is optimized for OAM and only supports 1-step PTP (no 2-step).

## 2.2 Comparator Stages and Flows

Each comparator matches up to 8 different flows based on the following:

- Ethernet/PBB: source address (SA) and destination address (DA), and VLAN/PBB tags
- IPv4/IPv6: SA/DA
- MPLS labels

Matching continues until a PTP/OAM message is parsed from each flow in the encapsulation. Finally, the last stage PTP/OAM comparator executes one of six time stamp actions or no operation (NOP) based on the following message types:

- PTP: Sync, Delay\_Req, Pdelay\_Resp
- Y.1731/OAM: 1DM, DMM, DMR

The first 8 bytes in the PTP header are used to determine the time stamp action for PTP frames. Likewise, the first 4 bytes in the Y.1731 header are used to determine the time stamp action for Y.1731 frames.

The following table shows supported encapsulations with comparator stages and associated flow matching fields.

Table 2 • Encapsulation Engine Comparator Stages and Flow Match Fields



#	Encapsulation	Stage 1 Comp	Stage 2 Comp	Stage 3 Comp	Stage 4	Stage 5	Engine
					Comp	Comp	
1	PTP-OAM /Ethernet	Ethernet 8 flows match on	PTP-OAM				A, B, C
	Type I and II w/ LLC or	SA/DA,  0, 1, or 2 VLANs					
	LLC and SNAP	0, 1, 0, 2 12 113					
2	PTP/UPD/IP /ETH	Ethernet	UDP/IP	PTP			А, В
	IPv6 or IPv4	8 flows match on SA/DA,	8 flows match on IP SA/DA				
		0, 1, or 2 VLANs					
3	PTP-OAM/ETH /ETH	Ethernet	Ethernet	PTP-OAM			A, B, 0
	PBB: No B-Tag, or 1 B-Tag	8 flows match on B-SA/B-DA	8 flows match on C- SA/C-DA				
		and I-Tag, and B- Tag if present					
4	PTP/UDP/IP/ETH /ETH	Ethernet	Ethernet	UDP/IP	PTP		A, B
	PBB: No B-Tag, or 1 B-Tag	8 flows match on B-SA/B-DA	8 flows match on C- SA/C-DA	8 flows match on IP			
	OI I b-Iag	and I-Tag, and B- Tag if present		SA/DA			
5	PTP-OAM/ETH /MPLS/ETH	Ethernet	MPLS	Ethernet	PTP- OAM		A, B, C
	"MPLS PW"	8 flows match on SA/DA,	8 flows match on 1- 4 labels	8 flows match on SA/DA,			
	MPLS with optional CW	0, 1, or 2 VLANs	(exact value, range, or don't care)	0, 1, or 2 VLANs			
6	PTP/UDP/IP/ETH	Ethernet	MPLS	Ethernet	UDP /IP	PTP	A, B
	/MPLS/ETH  "MPLS PW"	8 flows match on SA/DA,	8 flows match on 1- 4 labels	8 flows match on SA/DA,	8		
	IPv6 or IPv4	0, 1, or 2 VLANs	(exact value,	0, 1, or 2	flows		
	MPLS with optional CW		range, or don't care)	VLANs	match on		
					IP SA /DA		
7	PTP/UDP/IP /MPLS/ETH	Ethernet	MPLS	UDP/IP	PTP		А, В
	"IP-MPLS"	8 flows match on SA/DA,	8 flows match on 1- 4 labels	8 flows match on IP			
	IPv6 or IPv4	0, 1, or 2 VLANs	(exact value, range, or don't	SA/DA			
	MPLS with optional CW		care)				
8	PTP/ACH/MPLS /ETH	Ethernet	MPLS	ACH	PTP		A, B



#	Encapsulation	Stage 1 Comp	Stage 2 Comp	Stage 3 Comp	Stage 4 Comp	Stage 5 Comp	Engine
	"MPLS-TP"	8 flows match on	8 flows match on 1-	No flows in			
	IPv6 or IPv4	SA/DA,	4 labels	ACH			
	MPLS with optional CW	0, 1, or 2 VLANs	(exact value, range, or don't care)	ACH protocol verified			
9	PTP/UPD/IP/IP	Ethernet	IP	UDP/IP	PTP		A, B
	"IP-in-IP" IPv6 or IPv4	8 flows match on SA/DA,	8 flows match on IP SA/DA	8 flows match on IP			
		0, 1, or 2 VLANs		SA/DA			

#### 2.2.1 Example Encapsulations

The following examples show a few typical encapsulations. There are many more encapsulations supported.

#### 2.2.1.1 PTP-OAM/ETH

- Without VLAN tags
  - Ethernet comparator is set to match flows based on SA/DA and no VLAN tags.
- With 802.1Q tagged frames
  - Ethernet comparator is set to match flows based on SA/DA and 1 VLAN tag.
- With 802.1ad double-tagged frames
  - Ethernet comparator is set to match flows based on SA/DA, and 2 VLAN tags.

#### 2.2.1.2 PTP/UPD/IP/ETH

- Without VLAN tags
  - Ethernet comparator is set to match flows based on SA/DA and no VLAN tags.
  - UDP/IPv6 (or IPv4) comparator matches flows based on IP SA/DA.
- With 802.1Q tagged frames
  - Ethernet comparator is set to match flows based on SA/DA and 1 VLAN tag.
  - UDP/IP comparator is set to match flows based on IPv6 (or IPv4) SA/DA.
- With 802.1ad double-tagged frames
  - Ethernet comparator is set to match flows based on SA/DA and 2 VLAN tags.
  - UDP/ IP comparator is set to match flows based on IPv6 (or IPv4) SA/DA.







#### Microsemi Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www microsemi.com.