

Powering Microchip MPUs with ActivePMU™ PMICs

Scope

To support enhanced power supply applications on Microchip SAMA5D3x and several SAM9x series embedded MPUs, Microchip has selected two ActivePMU Power Management Integrated Circuits (PMICs) from the Active-Semi® portfolio:

- ACT8865—seven-channel (3 DC/DC converters + 4 LDO regulators) PMU
- ACT8945A—seven-channel (3 DC/DC converters + 4 LDO regulators) PMU with integrated linear Li-Po/Li-lon battery charger

This application note provides developers with the following content:

- · Recommended application schematics with associated functional descriptions
- · A description of the PMIC Power-Saving mode and its use with Microchip MPU low-power modes
- · A high-level description of an available Linux® driver

Reference Documents

Туре	Title Document Ref.	
Datasheet	ACT8865 datasheet (available at www.active-semi.com) –	
Datasheet	ACT8945A datasheet (available at www.active-semi.com)	_
Datasheet	SAM9G15 Datasheet	11152
Datasheet	SAM9G25 Datasheet	11032
Datasheet	SAM9G35 Datasheet	11053
Datasheet	SAM9G45 Datasheet	6438
Datasheet	SAM9G46 Datasheet	11028
Datasheet	SAM9M10 Datasheet	6355
Datasheet	SAM9M11 Datasheet	6437
Datasheet	SAM9N12/SAM9CN11/SAM9CN12 Datasheet	11063
Datasheet	SAM9X25 Datasheet	11054
Datasheet	SAM9X35 Datasheet	11055
Datasheet	SAMA5D3 Series Datasheet	DS60001609

1. Power Supply Overview of Microchip MPU Systems

1.1 Microchip MPU Power Rails

Microchip MPUs of both the SAMA5D3x and SAM9 x^1 series have multiple supply rails corresponding to the operating voltages of their internal circuits (e.g., CORE logic = 1.2V or 1.0V) and to the operating voltages of the external components connected to them (e.g., DDR2 power supply = 1.8V).

These rails and their respective operating ranges are listed in Table 1-1. An approximate current consumption is provided for each rail in order to size the corresponding regulator. Accurate numbers and descriptions are provided in the device datasheet.

In most non-secure applications, the MPU subsystem (device + external memories) can be operated from three primary rails:

- 3.3V, 1.8V and 1.2V (SAMA5D3x)
- 3.3V, 1.8V and 1.0V (SAM9x)

In secure applications of the SAMA5D3x device, or any application that requires writing into the fuse box of SAMA5D3x, an additional power rail at 2.5V is needed to supply the VDDFUSE input pin.

Additionally, Microchip MPUs have a special VDDBU pin to power their backup domain (e.g., 32 kHz crystal oscillator, RTC, System Controller). When needed, and because of its ultra-low-power consumption, this power domain can be maintained during power-down periods with a storage element such as a 3.0V lithium coin cell battery or a super-capacitor. Otherwise, applications can operate VDDBU on the main 3.3V power rail.

Table 1-1: SAMA5D3x and SAM9x Series Power Supply Inputs

		SAMA5	D3x	SAM9x	
Power Rail	Description	Range	Consumption	Range	Consumption
VDDCORE	Core Logic	1.10–1.32V, 1.20V	0.2A	0.90-1.10V, 1.00V	0.2A
VDDUTMIC	USB Device and host UTMI+ core logic	1.10–1.32V, 1.20V	0.02A	0.90–1.10V, 1.00V	0.02A
VDDPLLUTMI	UTMI PLL on SAM9	_	_	0.90-1.10V, 1.00V	0.02A
VDDPLLA	PLLA cell	1.10-1.32V, 1.20V	0.02A	0.90-1.10V, 1.00V	0.02A
VDDIODDR	External Memory Interface I/O	1.70–1.90V, 1.80V 1.14–1.32V, 1.20V	0.05A 0.03A	-	_
VDDIOM0	lines	_	_	1.70–1.90V, 1.80V	0.05A
VDDIOM or VDDIOM1/VDDNF	NAND and HSMC Interface I/O lines	1.65–1.95V, 1.80V 3.00–3.60V, 3.30V	0.03A	1.65–1.95V, 1.80V 3.00–3.60V, 3.30V	0.03A
VDDIOP0	Peripheral I/O lines	1.65–3.60V	0.03A	1.65–3.60V	0.03A
VDDIOP1	Peripheral I/O lines	1.65–3.60V	0.03A	1.65–3.60V	0.03A
VDDIOP2	Peripheral I/O lines	_	_	1.65–3.60V	0.03A
VDDUTMII	USB Device and host UTMI+ interface	3.00–3.60V, 3.30V	0.02A	3.00–3.60V, 3.30V	0.02A
VDDOSC	Main oscillator UTMI PLL on SAMA5	1.65–3.60V, 3.30V	0.001A	1.65–3.60V, 3.30V	0.001
VDDANA	Analog-to-Digital Converter	3.00-3.60V, 3.30V	0.01A	3.00-3.60V, 3.30V	0.01A
VDDFUSE	Programmable Fuse Box	2.25–2.75V, 2.50V	0.05A	_	_
VDDBU	Backup domain	1.65–3.60V	0.0001A	1.80–3.60V	0.0001A

^{1.} In this application note, "SAM9x" represents exclusively the Microchip MPUs SAM9G15, SAM9G25, SAM9G35, SAM9G45, SAM9G46, SAM9M10, SAM9M11, SAM9N12, SAM9CN11, SAM9CN12, SAM9X25, and SAM9X35.

DS00003415A-page 2 © 2020 Microchip Technology Inc.

In all modes other than Backup mode of the MPU, every power supply input must be powered to operate the device. The only exception to this rule is the VDDFUSE input which can be left unpowered if the fuse box of SAMA5D3x is not used in Write mode.


1.2 Power Supply Topologies and Power Distribution

1.2.1 3-channel Topology

In the simplest applications of Microchip MPUs, a 3-rail power supply topology (3.3V/1.8V/1.2V or 1.0V) can be used as shown Figure 1-1. However, this supply schematic has the following limitations:

- The fuse box cannot be accessed in Write mode because VDDFUSE = 0V.
- The analog section of the device (VDDANA) is powered from the (noisy) digital 3.3V rail.

Figure 1-1: 3-channel Power Distribution Example on SAMA5D3x Series Equipped with an 1.8V External Memory



1.2.2 5-channel Topology and Active-Semi PMICs

A 5-channel power supply topology can be used to lift the aforementioned limitations on VDDFUSE and VDDANA. In the following application schematic, the power supply based on Active-Semi PMICs follows this architecture:

- 3.3V (analog)
- 3.3V (digital)
- 1.8V (digital)
- 1.2V or 1.0V (digital)
- 2.5V (analog)


For maximum efficiency, the three digital power supplies channels are generated by three integrated step-down converters. The 3.3V and 2.5V analog rails are supplied by two integrated low-dropout (LDO) regulators. Power distribution to the MPU and its external components mainly depends on the external components themselves. As an example, a SAMA5D3x + LPDDR2 design operates VDDIODDR from the 1.2V rail whereas this power pin is fed by the 1.8V rail on a SAMA5D3x + DDR2 design.

Active-Semi PMICs have four integrated LDO regulators (OUT4–OUT7) with low noise and high PSRR performance. OUT4 defaults to 2.5V at startup and is intended to supply the VDDFUSE power input of SAMA5D3x devices in applications accessing the fuse box in Write mode (e.g., secure applications). This supply channel can be reassigned to another external component or can be switched off by software in other types of applications. This output starts by default and must therefore be decoupled. OUT5 defaults to 3.3V at startup and is intended to feed the VDDANA power input of the MPU. For both OUT4 and OUT5 channels, the MPU power consumption on these rails leaves a large amount of output current available for other external components. However, wiring an external component on OUT5 along with the VDDANA input prevents this component from being powered off during operation as the VDDANA input can not be left unpowered.

The remaining LDO channels (OUT6, OUT7) default to OFF at startup. They can be turned on and adjusted under software control through the I²C link to supply a wide range of external components ranging from digital ICs to analog/RF ICs such as an audio codec or an RF transceiver.

The power supply sequencing of the five supply channels is ensured by the Active-Semi PMICs as per recommendations in the Microchip device datasheet.


Figure 1-2: Power Distribution Example on SAMA5D3x Series with ACT8865 (1.8V DDR Case)



1.3 Clock Circuits Power Supply

Microchip MPUs have separate power supply inputs for their oscillators and PLL circuits. This allows to decouple these analog circuits from the digital (core and I/Os) activity of the device and thus generate less jittered clocks. Microchip highly recommends feeding these power supply inputs with low noise sources for applications where clock jitter is important (e.g., Hi-speed USB). The simplest way to do this is to filter the digital rails with an LC network as shown in Figure 1-3. Choosing a 20 kHz corner frequency is a good trade-off between component size/cost and the necessary high-frequency attenuation for clock circuits. The inductors must be sized for low DC resistance and good DC superimposition characteristics (TDK MLZ series and Taiyo Yuden CBM series are possible choices). The serial resistor in the filter schematic must be adjusted to take the inductor DCR into account. Example of inductors: Taiyo Yuden CBMF1608T100K (10 μ H, 0.36 Ω , 115 mA, 0603) and TDK MLZ1608N100L (10 μ H, 0.6 Ω , 60 mA, 0603).

Figure 1-3: Recommended Filter on Clock Circuits Power Supply




1.4 Power Supplies Monitoring

Microchip MPU power rails are not internally monitored. For sensitive applications, it is recommended to monitor the system input voltage (to detect an input power loss detection) and the regulated channel outputs. Active-Semi PMICs have an input supply monitor and a power-fail detector on each regulated output which can generate an interrupt upon a power-fail detection.

2. ACT8865 and ACT8945A: Reference Schematics and Description

2.1 ACT8865 Reference Schematic and Description


Figure 2-1: ACT8865 Reference Schematic



In this schematic, the power input is VSYS which can range from 3.5V to 5.5V to start the IC. VSYS feeds the DCDC power inputs (VP1, VP2 and VP3), the LDO regulators power inputs (INL45, INL67) and the reference voltage power input (VDDREF). This last pin is RC filtered to attenuate high-frequency noise on this sensitive part of the PMIC. VDD_1V8, VDD_1V2, VDD_3V3, VDD_2V5, and VDD_3V3A are to be connected to the power supply inputs of the MPU. VDD_AUX1 and VDD_AUX2 are two available channels for the applications.

2.2 ACT8945A Reference Schematic and Description

Figure 2-2: ACT8945A Reference Schematic



In this schematic, the power inputs are the Li-Ion or Li-Po battery (VBAT), the Wall adapter (VWall) and the USB voltage VBUS. ACT8945A contains a battery charger and an automatic power switch function that allows the integrated regulators (DCDCs and LDOs) to run from a single voltage (VSYS) that is built from one if these three inputs. VSYS feeds the DCDC power inputs (VP1, VP2 and VP3) and the LDO regulators power input INL. VDD_1V8, VDD_1V2, VDD_3V3, VDD_2V5, and VDD_3V3A are to be connected to the power supply inputs of the MPU. VDD AUX1 and VDD AUX2 are two available channels for the applications.

2.3 Passive Components Selection and PCB Layout Recommendation

The passive components selection around the DCDCs and LDOs of Active-Semi PMICs is described in these components' datasheets. It is very important to follow these recommendations and to properly decouple the regulator inputs of these PMICS to limit the DCDCs switching currents into the ground and power planes.

A recommended PCB layout/placement is provided with the Active-Semi Evaluation Kit. This is a good starting point to place and route these PMICs. Moreover, Microchip recommends placing these PMICs as close as possible to the power source (input connector or regulator output) to limit again switching currents into the ground and power planes. In case of inductive power source (long wires), it is good practice to decouple this input with large capacitors ($> 47 \mu F$).

2.4 Digital Interfaces

The following signals are shared between the PMIC and the MPU:

- I²C serial lines SDA and SCL
- · nRSTO, nPBSTAT, nIRQ outputs

These signals are all of open-drain type and must be pulled-up to the appropriate power rail. As an example, the schematic in Figure 2-1 references some of these signals to the VDD_3V3 rail. Designers may use the programmable pull-up resistor integrated in the MPU I/O lines to save external resistors.

Two other inputs are available:

- · VSEL—selection of the VDDCORE voltage
- · CHGLEV—selection of the charge current

2.4.1 I²C Interface

The Active-Semi PMICs are controlled as slave I²C devices. They can be connected to any of the Two-Wire Interface (TWI) peripherals of the Microchip device. Depending on the programmed speed and the PCB layout parasitics, external pull-up resistors may be needed on the TWD and TWCK lines to ensure rising edges on these signals are fast enough. On the programming side, the TWI peripheral should be configured in Master mode as follows:

- · 7-bit slave address
- · one byte internal address
- · one data byte
- · transfer speed up to 400 kHz (Fast mode)



In the application, if the I^2C lines connected to the PMIC are shared with other devices, it is important that these devices are powered by default at startup (use one of OUT1–OUT5 rails). Otherwise, connection of these lines to an unpowered device could create leakages from the MPU I/O pin to the unpowered device I/O pin and could even stuck the I^2C lines.

2.4.2 nRSTO Output

The nRSTO signal is the active-low system reset signal. It should be connected to the NRST input of the MPU. As a reminder, this input is internally pulled-up (70 k Ω typical) to the VDDIOP0 rail. The PMIC asserts nRSTO low in the following cases:

- · during a start-up sequence
- during a shutdown sequence (either an automatic or a manual shutdown)
- · upon a reset request on the nPBIN input

When the nPBIN pin is tied to ground through 0 Ω (see PB2 in the reference schematic), a system reset is issued. The nRSTO line is asserted low as soon as the nPBIN is tied to ground and remains low 64 ms after the nPBIN is released.

2.4.3 nPBSTAT Output

The nPBSTAT output reflects the status of the nPBIN pin in VDDIO level (VDDIO being a generic name for the rail that supplies the MPU I/O pin to which nPBSTAT is connected to). In the reference schematic, nPBSTAT defaults to VDD_3V3 and when PB1 is pressed nPBSTAT is asserted low by the PMIC. This line can be used as an interrupt source of the MPU or be polled by the MPU to implement "short" or "long" press detections and consequently start specific software routines. Note that pressing PB2 would also assert nPBSTAT (in addition to nRSTO).

2.4.4 nIRQ Output

The nIRQ line allows the PMIC to interrupt the MPU on various alarm cases:

- The programmable voltage system monitor detects a low input voltage.
- One or several regulated outputs drop(s) below the power-good threshold.
- · A charger related event is detected (e.g., input charger connection/disconnection, safety timeout).

nIRQ can be wired on any GPIO configured by software as an interrupt source. It is generally not useful to wire it on the MPU FIQ input.

2.4.5 VSEL Input

This input selects either 1.0V (VSEL = high) or 1.2V (VSEL to ground) as the output voltage for the DCDC2 (OUT2). Depending on the selected Microchip device SAM9x or SAMA5D3x, designers can set the default voltage on VDD_1V2 by wiring this pin either to VSYS or to ground.

2.4.6 CHGLEV Input (ACT8945A)

This input selects the level of charging current. When high, the nominal charging current is used (e.g., 450 mA when the USB input is detected). When low, ACT8945A uses the "preconditioning" current, typically the nominal current divided by 5 (e.g., 90 mA for the USB case). It is recommended to pull down this input to ensure a low-level on this pin under reset conditions of the MPU. If not pulled down, the MPU I/O that defaults to the "input-pull-up" state when nRSTO is low will apply a '1' to this input and hence will force the nominal charging current. In most cases, this is not an acceptable behavior as the nominal charging current should be first negotiated between a device and its host. The recommended maximum pull down resistor value is $8.2 \text{ k}\Omega$.

3. Functional Description of Typical Use Cases


This section describes how Active-Semi PMICs can power on and power off the MPU power supplies. Two typical application case studies are used to support the functional description:

- 1. The first one is an application that switches between running and sleeping periods. The backup domain (VDDBU) of the MPU is powered by a storage element (e.g., a battery) and the power supplies are switched OFF when the MPU is in Backup mode. This case uses the shutdown controller of the MPU to enter and leave the Backup mode. See Figure 3-1.
- The second one is an application that does not have a backup capability and where VDDBU is connected to VDD_3V3 (could be VDD_1V8). When this application shuts down, the backup content (e.g., RTC, registers) is obviously lost. See Figure 3-5.

As ACT8865 and ACT8945A only differ in the integration of a Battery Charger + Automatic Power Switch function, most of the following descriptions are common to both ICs. For the sake of simplicity, these application cases focus on non-battery powered applications (ACT8865). Each important phase illustrated in the timing diagrams (e.g., first start-up, software shutdown) is described in detail in the following sections. The application input voltage is called VSYS which is either the PMIC input voltage (ACT8865) or the automatic power-switch output (ACT8945A).

3.1 Application with Backup Capability

Figure 3-1: Typical Application Timing Diagram: Application With Backup Capability (Case 1)




VDD 1V2

M 10.0ms 50.0kS/s

3.1.1 First Power-On

From an OFF state and when VSYS is greater than 3.5V, the application is powered up by asserting the nPBIN to ground through a 50 $k\Omega$ resistor, either manually with a user button (PB1) or automatically at VSYS ramp-up with the optional C_{ST}/R_{ST} network from VDDREF input (or VSYS in ACT8945A) to Q3 gate. ACT8865/ACT8945A require their PWRHLD input to be held to '1' before the nPBIN pin is released. This is achieved by connecting the PWRHLD pin to the SHDN output of Microchip MPU through the Q1/Q2 network. This "buffer" network prevents the VDDBU power supply from back-powering the main power supply when this latter is OFF or disconnected 1. The SHDN pin, designed to control an external regulator enable pin, defaults to '1' (VDDBU level) before the system starts. At power-on, the PMIC sequences the ramp-up of the five rails (VDD_3V3 and VDD_3V3A, VDD_1V2 and VDD_2V5) and de-asserts the nRSTO line after a typical 64 ms delay. The remaining channels (OUT6–OUT7) are enabled by software through the I^2 C serial port.

Figure 3-2: Typical First Power-On Waveforms (Automatic Start with C_{ST} and R_{ST})



3.1.2 Power-On From Backup Mode

If the MPU is in Backup mode, i.e., with only VDDBU pin powered from a storage element, the system can wake up upon either an event on the WKUP0 pin or an RTC alarm event. When such an event occurs, the MPU drives the SHDN pin up to '1' (VDDBU level). This transition on the SHDN output is applied to the gate of Q3 through R18/C25 to create a pulse low on nPBIN (through 50 k Ω resistor) which makes the PMIC start. The high level on SHDN is also applied to the PWRHLD input of the PMIC as required.

3.1.3 Software Power-Off


When running, the system can be shut down by first stopping the OUT6 and OUT7 LDO regulators through the I^2 C interface and then deasserting the PWRHLD pin of the PMIC. This de-assertion is done by issuing the shutdown command in the Shutdown Control Register of the MPU (SHDW CR.SHDW = 1) which drives the SHDN pin down to '0'.

When the PWRHLD input falls, the PMIC shuts down which means the nRSTO line is asserted low and the regulators OUT1–OUT5 are simultaneously stopped.

Assertion of the shutdown command makes the MPU enter Backup mode. To exit this mode, the application must have configured the wake-up source (WKUP0 pin event or RTC alarm event) before asserting the shutdown command. Refer to the Shutdown Controller (SHDWC) section and the Electrical Characteristics section (Low-Power modes) of the Microchip device datasheet for further details.

As a general rule to avoid extra leakages in the VDDBU power domain, the I/Os of the MPU belonging to the VDDBU power domain (WKUP0 and SHDN) must not be directly connected to the I/Os of the PMIC. In case of direct connection, leakage paths from the VDDBU power domain to the main power domain can be created through the ESD protection diodes of these I/ Os.

Figure 3-3: Typical Software Power-Off Waveforms



Note: The ACT8865/ACT8945A PMICs have a special MSTROFF bit which can use an I²C command to perform a power-off. When sending this command over the I²C bus, the nRSTO line falls abnormally before the "stop-condition" of the I²C transfer. Microchip does not recommend to use this method. In case this feature is to be used, it is advisable to install a few microseconds delay network (R_D/C_D) on the nRSTO line of the PCB.


3.1.4 Power-Off Upon Input Power Loss

In case of input power loss (VSYS), the system power-off can also be managed by the PMIC. ACT8865/ACT8945A integrate a program-mable system voltage monitor that compares the VDDREF (ACT8865) or VSYS (ACT8945A) input to a programmable threshold set to 3.0V by default. If the input power falls below this threshold, one of two possible actions occurs:

- An "Under Voltage Alarm" interrupt is sent to the MPU through the nIRQ line and a software power-off is started by the application. In
 particular, for SAMA5D3x devices equipped with an external LPDDR2 memory, this flag can be used to avoid an "Uncontrolled
 Power-Off" of the LPDDR2 device.
- The PMIC initiates an automatic power-off sequence (without MPU intervention).


The behavior of the PMIC in response to the system voltage monitor is programmed by the nSYSMODE[] bit (see ACT8865/ACT8945A datasheets).

Figure 3-4: Typical Power-Off Waveforms in Case of Input Power Loss



3.2 Application Without Backup Capability

Figure 3-5: Typical Application Timing Diagram: Application Without Backup Capability (Case 2)



3.2.1 First Power-On

As with the previous application case, the system is powered up by asserting the nPBIN to ground through a 50 k Ω resistor. This assertion is either manual (PB1) or automatic (optional C_{ST}/R_{ST} network) and leads to the sequenced start-up of the five rails (VDD_3V3 and VDD_3V3A, VDD_1V8, VDD_1V2 and VDD_2V5). The SHDN pin supplied by VDDBU (= VDD_3V3) is at 0V before the PMIC starts. When VDD 3V3 rises, the SHDN pin rises to '1' and drives the PWRHLD input of the PMIC to '1' as required.


3.2.2 Software Power-Off


To shut down the PMIC, the application must first stop the auxiliary LDO regulators (OUT6 and OUT7) through the I^2 C interface and then de-assert the PWRHLD pin of the PMIC. As in the previous application case, this is achieved by issuing the shutdown command in the Shutdown Control Register (SHDW_CR.SHDW = 1) of the MPU. When this command is issued, SHDN falls which makes the PWRHLD input fall. The PMIC ties the nRSTO line to ground and the DC/DC converters are then simultaneously stopped.



On SAMA5D3x and SAM9x series, the VDDBU input is monitored by a Power-On-Reset circuit with a negative-going threshold around 1.45V (exact threshold values in the device datasheet). During the power down sequence, SHDN is forced to 0 and VDDBU (VDD_3V3) falls. When VDDBU reaches the power-on reset (POR) threshold, the SHDN pin goes to its reset value which is "output at 1". Without precaution, this transition could make the PMIC restart. To avoid this, it is recommended to add a resistive divider on the SHDN output to limit the level on Q1's gate to about 0.7V (see Figure 3-6). The penalty is additional power consumption for the resistor bridge which is negligible compared to the application current consumption on VDD 3V3.

Figure 3-6: Resistive Divider on SHDN Output








Figure 3-7: Software Power-Off Waveforms with Resistive Divider on SHDN Output

3.2.3 Power-Off Upon Input Power Loss

Please refer to Section 3.1.4 Power-Off Upon Input Power Loss.

4. Active-Semi PMICs and Microchip MPUs Low-Power Modes

4.1 Active-Semi PMIC Power-Saving Mode

ACT8865 and ACT8945A integrated DCDCs feature a Power-Saving Mode (PSM) to reduce their power consumption at light output load. By default at startup, the DCDCs operate in fixed frequency Pulse Width Modulation (PWM) mode. This mode achieves the best ripple and regulation performance. Typically, when operated in PWM mode, the three DC/DC converters current consumption is about 20 mA @ 5V input voltage or 15 mA @ 3.7V.

To operate the DCDCs in PSM, the application needs to clear the MODE[] bits of registers REG1, REG2 and REG3 in the PMIC user interface. The current consumption is then reduced to 330 μ A @ 5V input or 300 μ A @ 3.7V. The penalty of this mode is a slightly higher output voltage ripple (about 10 mVpp compared to less than 5 mVpp in PWM) and higher transient output voltage under load steps. Figure 4-1 reports output voltage ripple on VDD_1V2 for both PSM and PWM mode. These curves are obtained with the following conditions: VIN = 5V, VDD_1V2 = 1.2V. The red curve is the switching node (SW2), and the blue curve is the output voltage AC-coupled at 10 mV/division.

Figure 4-1: Ripple Performance in Power-Saving Mode (Left) and in PWM Mode (Right)





Figure 4-2 reports transient load regulation on VDD_1V2 for both PSM and PWM mode. The load step (red curve) is 0–100 mA in PSM and 0–500 mA in PWM mode. The rise and fall time of the load current is 1 μ s. These curves are obtained with the following conditions: VIN = 5V, VDD_1V2 = 1.2V. The blue curve is the output voltage AC-coupled at 50 mV/division.

Figure 4-2: Transient Load Performance in Power-Saving Mode (Left) and in PWM Mode (Right)



When the MODE[] bits of registers REG1, REG2 and REG3 are cleared, the DCDCs automatically transition from PWM mode to PSM at light load current and conversely transition back to PWM mode if the load current is increased (wake-up cases).

4.2 SAMA5D3x Series Low-Power Modes

Table 4-1 summarizes the Low-Power modes of SAMA5D3x devices with indicative power consumption figures at 25 °C. In Idle mode and in Ultra Low-Power mode, the power supplies are still ON with reduced power consumption and it is therefore relevant to set the DC/DC converters in PSM.

Table 4-1: Active Power Supplies in SAMA5D3x Low-Power Modes

Power Rail	Backup Mode	Idle Mode	Ultra Low-Power Mode
VDD_3V3	OFF	Application dependent	200 μA ⁽³⁾
VDD_1V8	OFF	Application dependent	200 μA ⁽³⁾
VDD_1V2	OFF	24 mA ⁽¹⁾	520 μA ⁽²⁾
VDDBU		1.2 μA typical	

Note 1: MCK at 133 MHz

2: MCK at 750 kHz

3: Typical conditions

For maximum regulation performance, the PSM should be activated as late as possible in the process of entering the Ultra Low-Power mode of the MPU. In a similar way, the PWM mode should be restored as soon as possible when re-entering Run mode.

4.3 SAM9x Series Low-Power Modes

Table 4-2 summarizes the low-power modes of SAM9x devices with indicative power consumption figures.

Table 4-2: Active Power Supplies in SAM9x Low-Power Modes

Power Rail	Backup Mode	Idle Mode	Ultra Low-Power Mode
VDD_3V3	OFF	Application dependent	200 μA ⁽³⁾
VDD_1V8	OFF	Application dependent	200 μA ⁽³⁾
VDD_1V2 (1.0V)	OFF	55 mA ⁽¹⁾	30 mA ⁽²⁾
VDDBU		8 μA typical	

Note 1: MCK at 133 MHz

2: MCK at 500 Hz

3: Typical conditions

For maximum regulation performance, the PSM should be activated as late as possible in the process of entering the Ultra Low-Power mode of the MPU. In a similar way, the PWM mode should be restored as soon as possible when re-entering Run mode.

5. Linux Driver Content and Description

5.1 Linux Voltage and Current Regulator Framework

The PMIC driver is implemented as a regulator driver under the voltage and current regulator framework. The framework is designed to provide a standard kernel interface to control voltage and current regulators. It provides the following four parts:

- Regulator Driver—The regulator is defined as a device that supplies power to other devices. The framework provides the interface to allow drivers to register the regulators and provide operations to the core.
- Consumer Driver—The consumer is defined as a device that is supplied by a regulator. The framework provides the interface to allow the consumer to complete the control over their supply voltage and current limit.
- Machine Special Setup Code—The framework provides interface to allow the machine special setup code to create the voltage/current constraints for each regulator, and to create a regulator tree whereby some regulators are supplied by others. It is substituted by the device tree in the latest version.
- Userspace Interface—The framework also exports useful information to userspace via sysfs.

For more information about the Linux regulator framework, please see the Linux kernel document.

Documentation/power/regulator/overview.txt.

5.2 ACT8865 Regulator Driver

The ACT8865 regulator driver source code is available at:

```
drivers/regulator/act8865-regulator.c.
```

As mentioned above, the Active-Semi PMIC (ACT8865) is controlled as a slave I^2C device, so the ACT8865 regulator driver is implemented as an I^2C client driver using the $i2c_driver$ model. The code configures the regulator_desc structure for each regulator and registers the regulators to the core by invoking devm_regulator_register(). To ease the development, the register map library (regmap) and the helper functions are used.

5.3 Kernel Configurations to Enable ACT8865 Driver

The ACT8865 driver is enabled through the kernel configuration.

```
Device Drivers --->
[*] Voltage and Current Regulator Support --->
     <*> Active-semi act8865 voltage regulator
```

5.4 Declaring the Regulator Device Node

To make the regulators work, the ACT8865 device must be properly declared in the device tree files.

ACT8865 is declared as an I²C client device with the I²C slave address 0x5B assigned by the property 'reg'.

More regulator properties defined as the regulator binding are available in the Linux kernel document.

```
Documentation/devicetree/bindings/regulator/regulator.txt.
Documentation/devicetree/bindings/regulator/act8865-regulator.txt
```

For example, the regulator's device node on the SAMA5D3x-EK is declared as follows:

```
i2c1: i2c@f0018000 {
  status = "okay";
  pmic: act8865@5b {
     compatible = "active-semi,act8865";
     req = <0x5b>;
     status = "okay";
     regulators {
         vcc_1v8_reg: DCDC_REG1 {
            regulator-name = "VCC 1V8";
            regulator-min-microvolt = <1800000>;
            regulator-max-microvolt = <1800000>;
            regulator-always-on;
         };
         vcc 1v2 req: DCDC REG2 {
            regulator-name = "VCC 1V2";
            regulator-min-microvolt = <1100000>;
            regulator-max-microvolt = <1300000>;
            regulator-always-on;
         };
         vcc 3v3 reg: DCDC REG3 {
            regulator-name = "VCC 3V3";
            regulator-min-microvolt = <3300000>;
            regulator-max-microvolt = <3300000>;
            regulator-always-on;
         };
```

```
vddana_reg: LDO_REG1 {
    regulator-name = "FUSE_2V5";
    regulator-min-microvolt = <2500000>;
    regulator-max-microvolt = <2500000>;
};

vddfuse_reg: LDO_REG2 {
    regulator-name = "VDDANA";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
};
};
};
```

The values of the regulators' properties are assigned by the hardware design, such as regulator-min-microvolt and regulator-max-microvolt. It is advisable to name the 'regulator-name' property with the supply name in the schematic to ease system analysis.

5.5 Regulator Consumer Driver

The regulator consumer uses a regulator to change the power supply voltage or turn on/off the power. The consumer selects the regulator to use through the regulator mapping.

This mapping can be achieved through the device tree using the below bindings in the consumer node.

```
- <name>-supply: phandle to the regulator node
```

The name is used as the power supply ID to have access to its supply regulator.

The regulator framework provides the consumer driver interfaces to set regulator voltage and enable/disable it.

The detailed description of consumer interfaces is available in the Linux kernel document.

```
Documentation/devicetree/bindings/regulator/consumer.txt.
```

On the SAMA5D3x-EK, the WM8904 audio codec is not supplied by any regulators from the ACT8865 PMIC, but the WM8904 driver is a good regulator consumer example. WM8904 is supplied by multiple individual LDOs, which belong to the non-controllable regulators using the fixed regulator driver.

The following steps describe how to operate the WM8904 regulator.

1. Enable the fixed regulator driver through the kernel configuration.

```
[*] Voltage and Current Regulator Support
      <*> Fixed voltage regulator support
2. Declare regulator nodes for used fixed-regulators.
wm8904 3v3 power: wm8904 3v3 reg {
      compatible = "regulator-fixed";
      regulator-name = "wm8904 3v3";
      regulator-min-microvolt = <3300000>;
      regulator-max-microvolt = <3300000>;
      regulator-always-on;
   };
   wm8904_1v8_power: wm8904_1v8_reg {
      compatible = "regulator-fixed";
      regulator-name = "wm8904 1v8";
      regulator-min-microvolt = <1800000>;
      regulator-max-microvolt = <1800000>;
      regulator-always-on;
```

Device Drivers

};

3. Add WM8904 consumer node property to point to the corresponding regulator node with the proper power ID in the device tree.

```
i2c0: i2c@f0014000 {
wm8904: wm8904@la {
    compatible = "wm8904";
    reg = <0xla>;

    DCVDD-supply = <&wm8904_1v8_power>;
    DBVDD-supply = <&wm8904_3v3_power>;
    AVDD-supply = <&wm8904_1v8_power>;
    CPVDD-supply = <&wm8904_1v8_power>;
    MICVDD-supply = <&wm8904_3v3_power>;
    MICVDD-supply = <&wm8904_3v3_power>;
};
};
```

5.6 Regulator Sysfs Entries

Useful regulator information can be read from the user space via sysfs. This method is useful to monitor device power consumption and status.

Please refer to Documentation/ABI/testing/sysfs-class-regulator.

```
# cd /sys/class/regulator/
# 1s
regulator.0 regulator.2 regulator.4 regulator.6
regulator.1 regulator.3 regulator.5 regulator.7
# ls regulator.2/
device
                       num_users
                                               suspend mem state
max microvolts
                                               suspend_standby_state
                       power
microvolts
                       state
                                               type
min microvolts
                       subsystem
                                               uevent
name
                       suspend disk state
# cat regulator.2/name
VCC 1V2
# cat regulator.2/type
voltage
# cat regulator.2/state
enabled
# cat regulator.2/max microvolts
1300000
# cat regulator.2/min microvolts
# cat regulator.2/microvolts
1250000
```

6. Revision History

Table 6-1: Revision History

Doc. Rev.	Date	Changes
DS00003415A	Mar-2020	General - Template update: Moved from Atmel to Microchip template The application note is assigned a new document number (DS00003415) and revision letter is reset to A Document number DS60001525 revision A corresponds to what would have been 11299 revision D ISBN number assigned.
		Updated Section 1.2.2 5-channel Topology and Active-Semi PMICs. Update Figure 2-1 ACT8865 Reference Schematic and Figure 2-2 ACT8945A Reference Schematic.
С	C 30-Apr-15	Table 1-1 SAMA5D3x and SAM9x Series Power Supply Inputs: changed VDDUTMIC and VDDOSC.
		Figure 1-3 Recommended Filter on Clock Circuits Power Supply: removed VDDUTMIC and associated components.
		Figure 2-2 ACT8945A Reference Schematic: NC1 now pin 40. PWREN now pin 18. Removed NC2.
В	03-Oct-14	Section 4.1 Active-Semi PMIC Power-Saving Mode: in second paragraph, replaced "The current consumption is then reduced to 620 μ A @ 5V input or 520 μ A @ 3.7V" with "The current consumption is then reduced to 330 μ A @ 5V input or 300 μ A @ 3.7V"
А	30-Jul-14	First release

The Microchip Web Site

Microchip provides online support via our web site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Customer Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to http://www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, Super-Flash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, Smart-Fusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-5694-0

AMBA, Arm, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit http://www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820