ENT-AN0141 Application Note SimpliPHY Synchronous Ethernet PHY Applications

March 2007





Contents

1	Revision History	. 1
	1.1 Revision 1.0	1
	Introduction	2
	2.1 Addience	
	2.2.1 Vitesse Documents	
	2.2.2 IEEE Standards	2
	2.3 Terms and Abbreviations	2
3	Synchronous Ethernet	
	Vitesse PHYs for Master Timing	
	Vitesse PHYs for Slave Timing Recovery	
6	Multi-port Vitesse PHYs in Master and Slave Timing Recovery	. 7



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision **1.0**

Revision 1.0 was published in March 2007. It is the first publication of this document.



2 Introduction

The growth of Ethernet in telecom applications has created a demand for Ethernet PHYs capable of supporting Synchronous Ethernet. This application note will assist a system or high-speed board designer in determining which SimpliPHY device to implement into their design to support this feature.

2.1 Audience

The target audiences for this document are system or high-speed board designers determining which SimpliPHY device to implement into their Synchronous Ethernet design.

2.2 References

2.2.1 Vitesse Documents

• Datasheets are available for the VSC8211, VSC8224, VSC8244, VSC8601, VSC8641.

2.2.2 IEEE Standards

• IEEE802.3 - CSMA/CD Access Method and Physical Layer Specification

2.3 Terms and Abbreviations

Table 1 • Terms and Abbreviations

Term	Explanation
MAC	Media Access Control
MDI	Media Dependent Interface
PHY	PHYsical layer device
PLL	Phase Lock Loop
RGMII	Reduced Gigabit Media Independent Interface
SFP	Small Form-factor Pluggable
SIGDET	SIGnal DETect



3 Synchronous Ethernet

For the past decade, with the emerging prominence of Ethernet in telecommunications networks, carriers have been evolving their legacy circuit-switched systems to Ethernet packet-based systems. Traditionally, circuit-switched networks distributed a high quality clock source throughout the network in order to synchronize voice communications. Packet based networks, which were originally introduced to handle asynchronous data such as files, images and emails, did not require such restrictions to a master clock. However, the need for a method to synchronize these networks is becoming a specific requirement for carriers.

Synchronous Ethernet networks allow service providers to deliver all services over a single, converged Ethernet link. The availability of a reference timing signal with proper phase stability and frequency accuracy characteristics allows operators to migrate to a next-generation packet architecture supporting time-sensitive applications such as cellular, circuit emulation services, streaming video and VoIP.

Vitesse has Gigabit and 10 Gigabit Ethernet PHY solutions that enable system vendors to develop network equipment with sychronization aspects in accordance with ITU-T Recommendation G.8261/Y. 1361. This application note discusses solutions that use the Gigabit Copper PHY Ethernet physical layer to provide reference timing signal distribution over packet networks. The solutions can offer a method for OEM vendors to provide Master and Slave timing capability on these same links.



4 Vitesse PHYs for Master Timing

A block diagram of a Vitesse PHY in master timing mode is shown in the following figure.

MasterTiming Reference 1000BASE-T or Recov eredClock MasterPHY 1000BASE-X fromLink using VITESSE SimpliPHY Slav ePHY Sy nchronizing PII Synchronizing PLL To other devices To other devices

Figure 1 • Master Timing Using a Vitesse SimpliPHY Device

For the PHY to be the master timing source in Ethernet applications, such as a Metro Ethernet appliance, it must be able to connect its reference clock input to the output of a PLL device that is capable of operating at the frequencies common to what is distributed in the system box. This can present a challenge as this requires a synchronizing PLL to connect directly to the internal PLL of the Gigabit Ethernet PHY. Vitesse has done testing with various PLLs. A PLL being tested was connected to the input clock pin of a PHY to allow the PHY to become the master timing source for both 1000BASE-T copper and 1000BASE-X fiber links. This testing showed that the slave PHY was able to track to the timing source of the master PHY in this Synchronous Ethernet application.

For the PHY to become the master timing source, the user must configure Register 9 of the master PHY to auto-negotiate to "Master Timing". The slave should be configured in a similar manner to auto-negotiate to "Slave Timing".



5 Vitesse PHYs for Slave Timing Recovery

A block diagram of a Vitesse PHY in slave recovery timing mode is shown in the following figure.





Figure 2 • Slave Timing Recovery using a Vitesse SimpliPHY Device

The recovered clock from an incoming packet Ethernet signal is feed into an external synchronizing PLL, which can produce a low jitter reference signal that is traceable to the primary reference clock. For the PHY to be the slave timing recovery source, it must be able to connect the recovered clock coming off the PHY to the input of a PLL device that is capable of operating at the frequencies common to what is distributed on the system box. Vitesse has done testing with various PLLs. The PLL being tested was connected to the output recovery clock pin of several PHYs (including the VSC8601, VSC8641, VSC8211, VSC8224, VSC8224). The PHYs successfully performed slave timing recovery on both copper and fiber links. The slave PHY was able to track to the timing source from the master PHY when in this application.

For the PHY to become the slave timing recovery source, the user must configure Register 9 of the slave PHY to auto-negotiate to "Slave Timing". The master should be configured in a similar manner to auto-negotiate to "Master Timing". The recovery clock is then extracted from the RGMII RX_CLK pin (CLKOUTMAC pin on the VSC8211) when the PHY is restricted to "Slave Timing". The following figure shows the slave timing recovery using RGMII interface.



Figure 3 • Slave Timing Recovery Using the RGMII Interface





6 Multi-port Vitesse PHYs in Master and Slave Timing Recovery

A block diagram of a multi-port Vitesse PHY in both master and slave recovery timing mode is shown in Figure 4.

Most hardware OEM vendors planning on supporting Synchronous Ethernet plan to implement several Gigabit Ethernet PHYs that are capable of being either master or slave timing recovery ports. This present a difficult challenge since one port of a multi-port PHY that is recovering the master clock from a main source has to simultaneously pass this clock out onto the other ports of its PHY so that these ports can be the master timing for another Ethernet box further down the path of the network. The resulting architecture is a mixture of both master and slave clock recovery and the PLL receiving the recovery clock must feed the same PHY. Vitesse has done testing with various PLLs connected in this manner using the VSC8224 and VSC8244, and have been successful in both receiving and transmitting timing. Data was also passed through this application and all links show error free operation. The two slave PHYs downstream from the Master timing source were able to track to the master timing clock's frequency.

For implementing this multi-port application, the previous design implementation notes for master and slave PHYs must both be followed.




Figure 4 • Master and Slave Timing Recovery Using a Multi-port Vitesse SimpliPHY Device







Microsemi Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2007 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www microsemi communications.

VPPD-01865