DG0618 Demo Guide Error Detection and Correction on SmartFusion2 Devices using DDR Memory - Libero SoC v11.8





Power Matters.*

Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2017 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



Contents

1	Revis	ion History
	1.1	Revision 4.0
	1.2	Revision 3.0
	1.3	Revision 2.0
	1.4	Revision 1.0
2	Error	Detection and Correction on SmartFusion2 Devices using DDR Memory 2
	2.1	Introduction
	2.2	Design Requirements
	2.3	Demo Design
		2.3.1 Demo Design Implementation
		2.3.2 Loop Test
		2.3.3 Manual Test
	2.4	Setting Up the Demo Design
		2.4.1 Graphical User Interface
	2.5	Running the Demo Design
		2.5.1 Performing Loop Test
		2.5.2 Performing Manual Test
	2.6	Conclusion
3	Apper	ndix: Jumper Settings1



Figures

Figure 1	Top-Level Block Diagram
	Demo Design Top-Level Structure
	Design Flow
Figure 4	USB to UART Bridge Drivers
	SmartFusion2 Advanced Development Kit Board Setup
Figure 6	DDR – EDAC Demo GUI
Figure 7	FlashPro Programming Window
Figure 8	Initialization Completed Window
Figure 9	1-bit Error Loop Detection Window
Figure 10	2-bit Error Detection Manual Window



Tables

Table 1	Design Requirements	3
Table 2	DDR3 Memory Addresses used in Loop Test	ξ
Table 3	DDR3 Memory Addresses used in Manual Test	ξ
Table 4	SmartFusion2 Advanced Development Kit Jumper Settings	1



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 **Revision 4.0**

Updated the document for Libero v11.8 software release.

1.2 **Revision 3.0**

Updated the document for Libero v11.7 software release.

1.3 Revision **2.0**

Updated the document for Libero v11.6 software release.

1.4 **Revision 1.0**

Initial release for Libero SoC v11.5 software release.



2 Error Detection and Correction on SmartFusion2 Devices using DDR Memory

2.1 Introduction

In a single event upset (SEU) susceptible environment, random access memory (RAM) is prone to transient errors caused by heavy ions.

This document describes the EDAC capabilities of the SoC FPGA, which are used in applications with memories connected through the microcontroller subsystem (MSS) DDR (MDDR).

The EDAC controllers implemented in the SmartFusion2 devices support single error correction and double error detection (SECDED). All memories—enhanced static random access memory (eSRAM), DDR, low-power DDR (LPDDR)—within the SmartFusion2 MSS devices are protected by SECDED. The DDR synchronous dynamic random access memory (SDRAM) can be DDR2, DDR3, or LPDDR1, depending on the MDDR configuration and hardware ECC capabilities.


The SmartFusion2 MDDR subsystem supports memory densities up to 4 GB. In this demo, you can select any memory location of 1 GB in the DDR address space (0xA0000000 to 0xDFFFFFFF).

When SECDED is enabled:

- A write operation computes and adds 8 bits of SECDED code (to every 64 bits of data)
- A read operation reads and checks the data against the stored SECDED code to support 1-bit error correction and 2-bit error detection

The following illustration describes the block diagram of SmartFusion2 EDAC on DDR SDRAM.

Figure 1 • Top-Level Block Diagram



The EDAC feature of DDR supports the following:

- 1. SECDED mechanism
- Provides interrupts to the ARM Cortex-M3 processor and FPGA fabric upon the detection of a 1-bit error or 2-bit error
- 3. Stores the number of 1-bit and 2-bit errors in error counter registers
- 4. Stores the address of the last 1-bit or 2-bit error affected memory location
- 5. Stores the 1-bit or 2-bit error data in SECDED registers
- 6. Provides error bus signals to the FPGA fabric

For more information about EDAC, see *UG0443*: SmartFusion2 and *IGL002 FPGA Security and* Reliability User Guide and *UG0446*: SmartFusion2 and *IGL002 FPGA High-Speed DDR Interfaces User Guide*.



2.2 Design Requirements

The following table lists the design requirements.

Table 1 • Design Requirements

Rev B or later
Rev B or later
12 V
Any 64-bit or 32-bit Windows XP SP2
v11.8
v4.0
v11.8
USB to UART drivers
Microsoft .NET Framework 4 client

2.3 Demo Design

The demo design files are available for downloading from the following path in the Microsemi website: http://soc.microsemi.com/download/rsc/?f=m2s_dg0618_liberov11p8_df


The demo design files include:

- DDR Configuration File
- DDR_EDAC
- Programming files
- GUI executable
- · Readme file



The following illustration describes the top-level structure of the design files. For further details, see the readme.txt file.

Figure 2 • Demo Design Top-Level Structure



2.3.1 Demo Design Implementation

The MDDR subsystem has a dedicated EDAC controller. EDAC detects a 1-bit error or 2-bit error when data is read from the memory. If EDAC detects the 1-bit error, the EDAC controller corrects the error bit. If EDAC is enabled for all the 1-bit and 2-bit errors, corresponding error counters in the system registers are incremented and corresponding interrupts and error bus signals to the FPGA fabric are generated.

This happens in real-time. To demonstrate this SECDED feature, an error is introduced manually and observed detection and correction.

This demo design involves implementation of following steps:

- 1. Enable EDAC
- 2. Write data to DDR
- 3. Read data from DDR
- 4. Disable EDAC
- 5. Corrupt 1 or 2 bits
- 6. Write data to DDR
- 7. Enable EDAC
- 8. Read the data
- 9. In the case of a 1-bit error, the EDAC controller corrects the error, updates the corresponding status registers, and gives the data written in Step 2 at the read operation done at Step 8.
- 10. In the case of a 2-bit error, a corresponding interrupt is generated and the application must correct the data or take the appropriate action in the interrupt handler. These two methods are demonstrated in this demo.

Two tests are implemented in this demo: loop test and manual test and they are applicable to both 1-bit and 2-bit errors.

2.3.2 Loop Test

Loop test is executed when the SmartFusion2 devices receive a loop test command from the GUI. Initially, all the error counters and EDAC related registers are placed in the RESET state.

The following steps are executed for each iteration.

- 1. Enable the EDAC controller
- 2. Write the data to the specific DDR memory location
- 3. Disable the EDAC controller
- 4. Write the 1-bit or 2-bit error induced data to the same DDR memory location
- 5. Enable the EDAC controller
- 6. Read the data from the same DDR memory location
- 7. Send the 1-bit or 2-bit error detection and 1-bit error correction data in case of 1-bit error to the GUI




2.3.3 Manual Test

This method allows manual testing of 1-bit error detection and correction and 2-bit error detection for DDR memory address (0xA0000000 to 0xDFFFFFFF) with initialization. A 1-bit/2-bit error is introduced manually to a selected DDR memory address. The given data is written to the selected DDR memory location with EDAC enabled. The corrupted 1-bit or 2-bit error data is then written to the same memory location with EDAC disabled. The information on the detected 1-bit or 2-bit error is logged when the data is read from the same memory location with EDAC enabled. The high-performance DMA controller (HPDMA) is used to read the data from the DDR memory. The dual-bit error detection interrupt handler is implemented to take the appropriate action when a 2-bit error is detected.

The following illustration describes the EDAC demo operations.

Figure 3 • Design Flow



Note: For a 2-bit error, when the Cortex-M3 processor reads the data, the code execution goes in to the hard fault handler, as the interrupt received is late for the processor to respond. By the time it responds to the interrupt, it may have already passed the data and accidentally launched a command. As a result, the HRESP stops processing the incorrect data. 2-bit error detection uses HPDMA to read the data from the DDR address location, which instructs the processor that read data has a 2-bit error and the system should take appropriate action to recover (ECC interrupt Handler).




2.4 Setting Up the Demo Design

This section describes the SmartFusion2 Advanced Development Kit board setup, the GUI options, and how to execute the demo design.

The following steps describe how to setup the demo:

Connect one end of the USB mini-B cable to the J33 connector provided in the SmartFusion2
Advanced Development Kit board. Connect the other end of the USB cable to the host PC. Light
emitting diode (LED) DS27 must light up, indicating the UART link has been established. Ensure that
the USB to UART bridge drivers are automatically detected (can be verified in the Device Manager),
as shown in the following figure.

Figure 4 • USB to UART Bridge Drivers




If USB to UART bridge drivers are not installed, download and install the drivers from: www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip.

 Connect the jumpers on the SmartFusion2 Advanced Development Kit board, as shown in Table 4, page 11. The power supply switch SW7 must be switched OFF, while making the jumper connections.




Figure 5 • SmartFusion2 Advanced Development Kit Board Setup



2.4.1 Graphical User Interface

This section describes the DDR - EDAC Demo GUI.

Figure 6 • DDR - EDAC Demo GUI



The GUI supports the following features:

- 1. Selection of COM port and Baud Rate
- 2. Selection of 1-bit error correction tab or 2-bit error detection
- 3. Address field to write or read data to or from specified DDR address
- 4. Data field to write or read data to or from specified DDR address
- 5. Serial Console section to print the status information received from the application
- 6. **Enable EDAC/Disable EDAC**: Enables or disables the EDAC
- 7. Write: Allows writing data to the specified address




- 8. Read: Allows reading data from the specified address
- 9. Loop test ON/OFF: Allows testing the EDAC mechanism in a loop method
- 10. Initialize: Allows to initialize the predefined memory location (in this demo A0000000-A000CFFF)

2.5 Running the Demo Design

The following steps describe how to run the design:

- Switch ON the supply switch, SW7.
- Program the SmarFusion2 device with the programming file provided in the design files.
 (\ProgrammingFile\EDAC_DDR3.stp) using FlashPro design software, as shown in the following figure.


Figure 7 • FlashPro Programming Window



- Press SW6 switch to reset the board after successful programming.
- 4. Launch the **EDAC_DDR Demo** GUI executable file available in the design files (\GUI Executable\ EDAC_DDR.exe). The GUI window is displayed, as shown in Figure 8, page 9.
- Click Connect, it selects the COM port and establishes the connection. Connect option changes to Disconnect.
- 6. Select the 1-bit Error Correction tab or 2-bit Error Detection.
- 7. Manual and Loop tests can be performed.
- 8. Click **Initialize** to initialize the DDR memory to perform the Manual and Loop tests, an **initialization completion** message is displayed on Serial Console, as shown in Figure 8, page 9.



Figure 8 • Initialization Completed Window



2.5.1 Performing Loop Test

Click **Loop Test ON**. It runs in loop mode where continuous correction and detection of errors is done. All actions performed in the SmartFusion2 device are logged in the **Serial Console** section of the GUI.

Table 2 • DDR3 Memory Addresses used in Loop Test

Memory	DDR3
1-bit error correction	0xA0008000
2-bit error detection	0xA000C000

2.5.2 Performing Manual Test

In this method, errors are introduced manually using GUI. Use the following steps to execute 1-bit error correction or 2-bit error detection.

Table 3 • DDR3 Memory Addresses used in Manual Test

Memory	DDR3
1-bit error correction	0xA0000000-0xA0004000
2-bit error detection	0xA0004000-0xA0008000

Input Address and Data fields (use 32-bit Hexadecimal values).

- 1. Click Enable EDAC.
- 2. Click Write.
- 3. Click Disable EDAC.
- 4. Change one bit (in case of 1-bit error correction) or two bits (in case of 2-bit error detection) in **Data** field (introducing error).
- 5. Click Write.
- 6. Click Enable EDAC.
- 7. Click Read.
- 8. Observe Error Count Display and Data field in the GUI. The error count value increases by 1.




The 1-bit error loop correction window is shown in the following figure.

Figure 9 • 1-bit Error Loop Detection Window



The 2-bit error detection manual window is shown in the following figure.

Figure 10 • 2-bit Error Detection Manual Window



2.6 Conclusion

This demo shows SmartFusion2 SECDED capabilities for the MDDR subsystem.



3 Appendix: Jumper Settings

The following table shows all the required jumpers to set on the SmartFusion2 Advanced Development Kit.

Table 4 • SmartFusion2 Advanced Development Kit Jumper Settings

Jumper	Pin (From)	Pin (To)	Comments	
J116, J353, J354, J54	1	2	These are the default jumper settings of the Advanced	
J123	2	3	Development Kit board. Ensure these jumpers are set accordingl	
J124, J121, J32	1	2	JTAG programming via FTDI	