

DG0566
Demo Guide
SmartFusion2 SoC FPGA PCIe Control Plane Demo For
Advanced Development Kit - Libero SoC v11.8 SP1



Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

www.microsemi.com

© 2017 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Contents

1	Revision History	1
1.1	Revision 5.0	1
1.2	Revision 4.0	1
1.3	Revision 3.0	1
1.4	Revision 2.0	1
1.5	Revision 1.0	1
2	SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit	2
2.1	Design Requirements	2
2.2	Demo Design	3
2.2.1	Demo Design Features	4
2.2.2	Demo Design Description	4
2.3	Setting Up the Demo Design	6
2.3.1	Board Setup	7
2.3.2	Programming the Board	7
2.3.3	Connecting the Board to the Host PC	9
2.4	Running the Demo Design	10
2.4.1	Running the Demo Design on Windows	11
2.4.2	Running the Demo Design on Linux	18
2.5	Conclusion	27
3	Appendix: SmartFusion2 Advanced Development Kit Board	28

Figures

Figure 1	PCIe Control Plane Demo Top-Level Block Diagram	2
Figure 2	Demo Design Files Top-Level Structure	3
Figure 3	PCIe Control Plane Demo Block Diagram	4
Figure 4	SERDES BFM Simulation	5
Figure 5	Simulation Result with GPIO_OUT Signals	6
Figure 6	Device Manager	6
Figure 7	FlashPro New Project	7
Figure 8	FlashPro5 Programmer Type	8
Figure 9	FlashPro Project Configured	9
Figure 10	SmartFusion2 Advanced Development Kit Setup for Host PC	10
Figure 11	Device Manager	11
Figure 12	Update Driver Software	12
Figure 13	Browse for Driver Software	12
Figure 14	Browse for Driver Software Continued	13
Figure 15	Windows Security	13
Figure 16	Successful Driver Installation	13
Figure 17	GUI Installation	14
Figure 18	Successful GUI Installation	14
Figure 19	Device Manager—PCIe Device Detection	15
Figure 20	PCIe Demo GUI	15
Figure 21	Device Info	16
Figure 22	Demo Controls	16
Figure 23	Demo Controls—Continued	17
Figure 24	Configuration Space	17
Figure 25	PCIe BAR1 Memory Access	18
Figure 26	PCIe Device Detection	18
Figure 27	Edit board.h File	20
Figure 28	PCIe Device Driver Installation	20
Figure 29	Linux PCIe Application Utility	21
Figure 30	Linux Command—LED Control	22
Figure 31	Linux Command—DIP Switch	23
Figure 32	Linux Command—PCIe Configuration Space Display	24
Figure 33	Linux Command—PCIe Link Speed and Width	25
Figure 34	Linux Command—PCIe Link Speed and Width	26
Figure 35	Linux Command—PCIe Interrupt Control	27
Figure 36	SmartFusion2 Advanced Development Kit Board.	28

Tables

Table 1	Design Requirements	2
Table 2	SmartFusion2 FPGA Advanced Kit Jumper Settings	6

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 5.0

Updated the document for Libero v11.8 SP1 software release.

1.2 Revision 4.0

Updated the document for Libero v11.7 software release.

1.3 Revision 3.0

Updated the document for Libero v11.6 software release.

1.4 Revision 2.0

Updated the document for Libero v11.5 software release.

1.5 Revision 1.0

Revision 1.0 was the first publication of this document.

2 SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit


The SmartFusion2 SoC FPGA devices integrate a fourth generation flash-based FPGA fabric and an ARM Cortex-M3 processor, along with high performance communication interfaces on a single chip. The SmartFusion2 high speed serial interface (SERDESIF) provides a fully hardened PCIe endpoint (EP) implementation and is compliant with PCIe Base Specification Revision 2.0, 1.1, and 1.0. For more details, refer to the [UG0447: SmartFusion2 and IGLOO2 High Speed Serial Interfaces User Guide](#).

The demo explains the SmartFusion2 embedded PCI Express feature and how this can be used as a low bandwidth control plane interface using the SmartFusion2 Advanced Development Kit board.

The demo provides a simple design to access the SmartFusion2 PCIe EP from a Host PC. A GUI is provided for read and write access to the SmartFusion2 PCIe configuration space and memory space of BAR0 and BAR1. It also provides the Host PC device drivers for the SmartFusion2 PCIe EP. It can run on both Windows and Red Hat Linux operating system (OS).

The following figure shows the top-level block diagram for the PCIe control plane demo. The demo design uses a SmartFusion2 PCIe interface with a maximum link width of x4 to interface with a Host PC PCIe Gen 2 slot. If the Host PC does not support Gen 2 slot, the design automatically changes to Gen 1 slot. The SmartFusion2 microcontroller subsystem (MSS) GPIOs control the LEDs and switches on the SmartFusion2 Advanced Development Kit board using the PCIe interface. The Host PC can also read memory and writes to the SmartFusion2 eSRAM through GUI. The Host PC can also be interrupted by using the push button on the SmartFusion2 Advanced Development Kit board.

Figure 1 • PCIe Control Plane Demo Top-Level Block Diagram



2.1 Design Requirements

The following table lists the design requirements details.

Table 1 • Design Requirements

Design Requirements	Version
Hardware	
SmartFusion2 Advanced Development Kit:	Rev E or later
– 12 V adapter	
– FlashPro5	
– USB A to Mini-B cable	
Host PC with an available PCIe 2.0 Gen 1 or Gen 2 compliant slot	64-bit Windows 7 OS or 64-bit Red Hat Linux OS (Kernel Version: 2.6.18-308)

Table 1 • Design Requirements (continued)


Software	
Libero SoC Design Suite	v11.8 SP1
FlashPro Programming Software	v11.8 SP1
Host PC Drivers (provided along with the design files)	–
GUI executable (provided along with the design files)	–
SoftConsole	v4.0

2.2 Demo Design

The design files for this demo can be downloaded from the Microsemi website:

http://soc.microsemi.com/download/rsc/?f=m2s_dg0566_libero11p8_sp1_df

The following figure shows the top-level structure of the design files. For further details, refer to the `readme.txt` file.

Figure 2 • Demo Design Files Top-Level Structure

2.2.1 Demo Design Features


The demo design performs the following tasks:

- Displays PCIe link enable/disable, negotiated link width, and the link speed.
- Controls the status of LEDs on the SmartFusion2 Advanced Development Kit board
- Displays the position of DIP switches on the SmartFusion2 Advanced Development Kit board
- Enables read and write to eSRAM
- Accepts and displays interrupts from the push button on the SmartFusion2 Advanced Development Kit board
- Displays the SmartFusion2 PCIe Configuration space

2.2.2 Demo Design Description

The demo design helps to access the SmartFusion2 PCIe EP from the Host PC. The following figure shows a detailed block diagram of the design implementation.

Figure 3 • PCIe Control Plane Demo Block Diagram



This demo design implements the SmartFusion2 embedded PCI Express interface as a low bandwidth control plane interface. This design provides Host PC drivers and a Host PC interface over PCIe to control the SmartFusion2 device. Preceding figure shows a detailed block diagram of the design implementation. The PCIe EP device receives commands from the Host PC through GUI and does corresponding memory writes to the SmartFusion2 MSS address space. The MSS address space provides a GPIO block and eSRAM memory block, which is accessed through a fabric interface controller (FIC_0).

The SERDES_IF_0 is configured for a PCIe 2.0, x4 link width with GEN2 speed for SmartFusion2 Advanced Development Kit board. The PCIe interface to the fabric uses an AMBA High-speed Bus (AHB). The AHB master interface of SERDESIF is enabled and connected to the AHB slave interface of FIC_0 to access the MSS peripherals. The SmartFusion2 PCIe BAR0 and BAR1 are configured in 32-bit memory mapped memory mode.

The advanced eXtensible interface (AXI) master windows of the SERDESIF PCIe provide address translation for accessing one address space from another address space as the PCIe address is different from SmartFusion2 AHB bus matrix address space. The AXI master window 0 is enabled and configured to translate the BAR0 memory address space to the MSS GPIO address space to control the MSS GPIOs. The AXI master window 1 is enabled and configured to translate the BAR1 memory address space to the eSRAM address space to perform read and writes from PCIe.

MSS GPIO block is enabled and configured as below:

- GPIO_0 to GPIO_7 as outputs and connected to LEDs
- GPIO_8 to GPIO_11 as inputs and connected to DIP switches

The PCIe interrupt line is connected to the SW1 push button on the SmartFusion2 Advanced Development Kit. The FPGA clocks are configured to run the FPGA fabric and MSS at 70 MHz.

2.2.2.1 Simulating the Design


The design supports the BFM_P PCIe simulation level to communicate with the High Speed Serial Interface block through the master AXI bus interface. Though, the serial communication does not actually go through the High Speed Serial Interface block, this scenario allows validating the fabric interface connections. The *SERDESIF_0_user.bfm* file under the <LiberoProject>/simulation folder contains the BFM commands to verify the read or write access to MSS GPIOs and eSRAM.

BFM commands added in the *SERDESIF_0_user.bfm* file do the following:

- Write to GPIO_OUT[7:0]
- Write to eSRAM
- Read-check from eSRAM

To run the simulation, double-click **Simulate** under **Verify Pre-Synthesized Design** in the **Design Flow** window of the Libero project. ModelSim runs the design for about 270 μ s. The ModelSim **Transcript** window displays the BFM commands and the BFM simulation completed with no errors, as shown in the following figure.

Figure 4 • SERDES BFM Simulation



```


Transcript
File Edit View Bookmarks Window Help

# ESRAM0: Word Write 00000000=12345678 at 265790 ns
# BFM: Data Write 20000000 12345678
# BFM:45:write w 2000000c 0fedcba9 at 265923 ns
# ESRAM0: Word Write 00000004=87654321 at 266057 ns
# BFM: Data Write 20000004 87654321
# BFM:47:readcheck w 20000000 12345678 at 266190 ns
# ESRAM0: Word Write 00000008=9abcdef0 at 266323 ns
# BFM: Data Write 20000008 9abcdef0
# ESRAM0: Word Write 0000000c=0fedcba9 at 266590 ns
# BFM: Data Write 2000000c 0fedcba9
# BFM:48:readcheck w 20000004 87654321 at 266723 ns
# ESRAM0: Word Read 00000000=12345678 at 266790 ns
# BFM: Data Read 20000000 12345678 MASK:ffffffff at 266923.343334ns
# ESRAM0: Word Read 00000004=87654321 at 267057 ns
# BFM: Data Read 20000004 87654321 at 267190.010000ns
# BFM:49:readcheck w 20000008 9abcdef0 at 267257 ns
# ESRAM0: Word Read 00000004=87654321 at 267323 ns
# BFM: Data Read 20000004 87654321 MASK:ffffffff at 267456.676667ns
# ESRAM0: Word Read 00000008=9abcdef0 at 267590 ns
# BFM: Data Read 20000008 9abcdef0 at 267723.343334ns
# BFM:50:readcheck w 2000000c 0fedcba9 at 267790 ns
# ESRAM0: Word Read 0000000c=9abcdef0 at 267857 ns
# BFM: Data Read 20000008 9abcdef0 MASK:ffffffff at 267990.010000ns
# ESRAM0: Word Read 0000000c=0fedcba9 at 268123 ns
# BFM: Data Read 2000000c 0fedcba9 at 268256.676667ns
# BFM:52:return
# ESRAM0: Word Read 0000000c=0fedcba9 at 268390 ns
# BFM: Data Read 2000000c 0fedcba9 MASK:ffffffff at 268523.343334ns
# ESRAM0: Word Read 00000010=xxxxxxxx at 268657 ns
# BFM: Data Read 20000010 0xxxxxxxxx at 268790.010000ns
#####
#
# SERDESIF_0 BFM Simulation Complete - 28 Instructions - NO ERRORS
#####
#
VSI>

```

The following figure shows the **Wave** window with GPIO_OUT signals.

Figure 5 • Simulation Result with GPIO_OUT Signals




2.3 Setting Up the Demo Design

The following steps describe how to setup the demo for SmartFusion2 Advanced Development Kit board:

1. Connect the Host PC to the J33 Connector using the USB A to mini-B cable. The USB to UART bridge drivers are automatically detected. Verify, if the detection is made in the device manager as shown in the following figure.

Figure 6 • Device Manager



2. Connect the jumpers on the SmartFusion2 Advanced Development Kit board, as listed in the following table.
CAUTION: While making the jumper connections, the power supply switch **SW7** on the board should be in OFF position.

Table 2 • SmartFusion2 FPGA Advanced Kit Jumper Settings

Jumper	Pin (From)	Pin (To)	Comments
J116, J353, J354, J54	1	2	These are the default jumper settings of the Advanced Development Kit board. Make sure these jumpers are set accordingly.
J123	2	3	
J124, J121, J32	1	2	JTAG programming via FTDI

3. Connect the power supply to the J42 connector on the SmartFusion2 Advanced Development Kit board.

2.3.1 Board Setup


Snapshots of the SmartFusion2 Advanced Development Kit Board with the complete set up are given in the [Appendix: SmartFusion2 Advanced Development Kit Board](#), page 28.

2.3.2 Programming the Board


The following steps describe how to program the board.

1. Download the demo design from:
http://soc.microsemi.com/download/rsc/?f=m2s_dg0566_liberov11p8_sp1_df
2. Switch ON the power supply switch, **SW7**.
3. Launch the **FlashPro** software.
4. Click **New Project**.
5. In the **New Project** window, enter the **Project Name** as PCIe_Control_Plane.


Figure 7 • FlashPro New Project



6. Click **Browse** and navigate to the location where you want to save the project.
7. Click **Single device** as the **Programming mode**.
8. Click **OK** to save the project.

Figure 8 • FlashPro5 Programmer Type

9. Click **Configure Device** on the FlashPro GUI.
10. Click **Browse** and navigate to the location where the `PCIE_Demo_top.stp` file is located and select the file. The location for SmartFusion2 Advanced Development Kit board is:
`<download_folder>\M2S150_PCIE_Control_Plane_DF\programmingFile.`
11. Click **Open**. The required programming file is selected and is ready to be programmed in the device.

Figure 9 • FlashPro Project Configured

- Click **PROGRAM** to start programming the device. Wait until a message is displayed indicating that the **PROGRAM PASSED**.


2.3.3 Connecting the Board to the Host PC

The following steps describe how to connect the board to the Host PC.

- After successful programming, power **OFF** the SmartFusion2 Advanced Kit board and shut down the Host PC.
This demo is designed to run in any PCIe Gen 2 compliant slot. If the Host PC does not support Gen 2 compliant slot, the demo switches to Gen 1 slot.
- Connect the **CON1 - PCIe Edge Card Ribbon** cable to **Host PC PCIe Gen 2** slot or **Gen 1** slot as applicable.
CAUTION: Host PC must be powered OFF while inserting the PCIe Edge connector. If it is not, the PCIe device detection and selection of Gen 1 or Gen 2 slot may not occur properly. This is very dependent on the Host PC PCIe configuration. It is recommended that the Host PC is powered OFF before inserting the PCIe card.

The following figure shows the board setup for the Host PC in which SmartFusion2 Advanced Kit board is connected to the Host PC PCIe slot.

Figure 10 • SmartFusion2 Advanced Development Kit Setup for Host PC



2.4 Running the Demo Design

This demo can run on both Windows and RedHat Linux OS.


- To run the demo on Windows OS GUI, Microsemi PCIe are provided. Refer to [Running the Demo Design on Windows](#), page 11.
- To run the demo on Linux OS, native RedHat Linux drivers and command line scripts are provided. Refer to [Running the Demo Design on Linux](#), page 18.

2.4.1 Running the Demo Design on Windows

The following steps describe how to run the demo design on windows:

1. Switch **ON** the power supply switch, **SW7**.
2. Power on the Host PC and open the Host PC Device Manager for PCIe device, as shown in the following figure. If the PCIe device is not detected, power cycle the SmartFusion2 Advanced Development Kit board.
3. Right-click **PCIe Device** > **Scan for hardware changes** in Device Manager.

Figure 11 • Device Manager




Note: If the device is still not detected, check whether or not the BIOS version in Host PC is the latest, and if PCIe is enabled in the Host PC BIOS.

2.4.1.1 Drivers Installation

Perform the following steps to install the PCIe drivers on the host PC:


1. Right-click **PCI Device** in Device Manager and select **Update Driver Software...** as shown in the following figure. To install the drivers, administrative rights are required.

Figure 12 • Update Driver Software




2. In the **Update Driver Software - PCI Device** window, select the **Browse my computer for driver software** option as shown in the following figure.

Figure 13 • Browse for Driver Software



3. Browse the drivers folder: M2S150_PCl_e_Control_Plane_DF\Windows_64bit\Drivers\PCl_e_Demo and click **Next** as shown in the following figure.

Figure 14 • Browse for Driver Software Continued



4. The **Windows Security** dialog box is displayed. Click **Install** as shown in the following figure. After successful driver installation, a message appears. See Figure 16, page 13.

Figure 15 • Windows Security





Figure 16 • Successful Driver Installation




2.4.1.2 PCIe Demo GUI Installation

The SmartFusion2 PCIe demo GUI is a simple GUI that runs on the Host PC to communicate with the SmartFusion2 PCIe EP device. The GUI provides the PCIe link status, driver information, and demo controls. The GUI invokes the PCIe driver installed on the Host PC and provides commands to the driver according to the user selection.

To install the GUI:


1. Extract the PCIe_Demo_GUI_Installer.rar and locate the files at **M2S150_PcIe_Control_Plane_DF\GUI**
2. Double-click the `setup.exe` in the provided GUI installation (`PCIe_Demo_GUI_Installer\setup.exe`). Apply default options as shown in the following figure.
3. To start the installation, click **Next**.

Figure 17 • GUI Installation



4. Click **Finish** to complete the installation.

Figure 18 • Successful GUI Installation




5. Restart the Host PC.

2.4.1.3 Running the PCIe GUI

The following steps describe how to run the PCIe GUI:

1. Check the host PC Device Manager for the drivers. If the device is not detected, power cycle the SmartFusion2 Advanced Development Kit board.
2. Click **Scan for hardware changes** in Device Manager. Ensure that the board is switched on.


Figure 19 • Device Manager—PCIe Device Detection



Note: If a warning symbol is displayed on the **Microsemi PCIe** in the **Device Manager**, uninstall them and start from step 1 of [Drivers Installation](#), page 12.


3. Invoke the GUI from **ALL Programs > PCIe Control Plane Demo**. The following figure shows the **PCIe Demo GUI** window.

Figure 20 • PCIe Demo GUI



- Click **Connect**. The application detects and displays the information related to the connected kit such as Device Vendor ID, Device Type, Driver Version, Driver Time Stamp, Demo Type, Supported Width, Negotiated Width, Supported Speed, Negotiated Speed, Number of Bars, and BAR Address as shown in the following figure.

Figure 21 • Device Info




The screenshot shows the 'Device Info' tab of the PCIe Demo GUI. The interface includes a 'Connected' status indicator in the top right. The main content area is divided into two columns. The left column displays device information: Device Vendor ID (0x11AA), Device Type (SF2), Driver Version (6.1.7600.16385), Driver Time Stamp (18:18:00 11/04/2017), Demo Type (CONTROL PLANE), Supported Width (x4 (4 lanes)), Negotiated Width (x4 (4 lanes)), Supported Speed (5 Gbps (Gen 2)), and Negotiated Speed (5 Gbps (Gen 2)). The right column displays BAR information: Number of Bars (2), and a list of BARs (BAR0 through BAR5) with their respective addresses and sizes. An 'Exit' button is located at the bottom center.

Field	Value
Device Vendor ID	0x11AA
Device Type	SF2
Driver Version	6.1.7600.16385
Driver Time Stamp	18:18:00 11/04/2017
Demo Type	CONTROL PLANE
Supported Width	x4 (4 lanes)
Negotiated Width	x4 (4 lanes)
Supported Speed	5 Gbps (Gen 2)
Negotiated Speed	5 Gbps (Gen 2)
Number of Bars	2
BAR0 Address	x F7C00000
BAR0 Size(Bytes)	x 100000
BAR1 Address	x F7D00000
BAR1 Size(Bytes)	x 10000
BAR2 Address	x 0
BAR2 Size(Bytes)	x 0
BAR3 Address	x 0
BAR3 Size(Bytes)	x 0
BAR4 Address	x 0
BAR4 Size(Bytes)	x 0
BAR5 Address	x 0
BAR5 Size(Bytes)	x 0

- Click the **Demo Controls** tab to display the **LED Controls**, **DIP Switch Status**, and **Interrupt Counters** as shown in the following figure.

Figure 22 • Demo Controls




The screenshot shows the 'Demo Controls' tab of the PCIe Demo GUI. The interface is divided into three main sections: LED Controls, DIP Switch Status, and Interrupt Counters. The LED Controls section shows eight LEDs (LED 1 to LED 8) with corresponding 'Start LED ON/OFF Walk' and 'Stop LED ON/OFF Walk' buttons. The DIP Switch Status section shows four DIP switches (ON/OFF) with 'Enable DIP SW Session' and 'Disable DIP SW Session' buttons. The Interrupt Counters section shows 'No of MSI Requested' (1), 'No of MSI Allocated' (1), and 'Interrupt Counter1' (0) with 'Enable Interrupt Session' and 'Clear Interrupt Count' buttons. An 'Exit' button is located at the bottom center.

Section	Field	Value
LED Controls	LED 1	ON
	LED 2	ON
DIP Switch Status	DIP Switch 1	ON
	DIP Switch 2	ON
Interrupt Counters	No of MSI Requested	1
	No of MSI Allocated	1

- Click **Start LED ON/OFF Walk**, **Enable DIP SW Session**, and **Enable Interrupt Session** to view controlling LEDs, getting the DIP switch status, and monitoring the interrupts simultaneously as shown in the following figure.

Figure 23 • Demo Controls—Continued




The screenshot shows the 'Demo Controls' tab of the Microsemi PCIe Control Plane Demo application. It is divided into three main sections: LED Controls, DIP Switch Status, and Interrupt Counters. Each section has a set of controls and buttons.

LED Controls	DIP Switch Status	Interrupt Counters
LED 1:	ON:	No of MSI Requested: 1
LED 2:	ON:	No of MSI Allocated: 1
LED 3:	ON:	Interrupt Counter1: 4
LED 4:	OFF:	
LED 5:	OFF:	
LED 6:	OFF:	
LED 7:	OFF:	
LED 8:	OFF:	
Buttons: Start LED ON/OFF Walk, Stop LED ON/OFF Walk	Buttons: Enable DIP SW Session, Disable DIP SW Session	Buttons: Enable Interrupt Session, Clear Interrupt Count

At the bottom center is an 'Exit' button.

- Click **Config Space** to view details about the PCIe configuration space. The following figure shows the PCIe configuration space.

Figure 24 • Configuration Space




The screenshot shows the 'Config Space' tab of the Microsemi PCIe Control Plane Demo application. It displays the 'Type 0 Configuration Settings' table and a 'Configuration Description' area.

Descriptor Name	Offset (0x)	Value(0x)
Vendor ID	0x000	0x11AA
Device ID	0x002	0x11AA
Command	0x004	0x406
Status	0x006	0x10
Revision ID	0x008	0x0
Class Code	0x009	0x0
Cache Line Size	0x00C	0x10
Latency Timer	0x00D	0x0
Header Type	0x00E	0x0
BIST	0x00F	0x0
Base Address 0	0x010	0xF7C00000
Base Address 1	0x014	0xF7D00000
Base Address 2	0x018	0x0
Base Address 3	0x01C	0x0
Base Address 4	0x020	0x0
Base Address 6	0x024	0x0
Expansion ROM Base Address	0x028	0x0
Subsystem Vendor ID	0x02C	0x11AA
Subsystem ID	0x02E	0x0
Capabilities PTR	0x034	0x50

At the bottom center is an 'Exit' button.

- Click the **PCIe Read/Write** tab to perform read and writes to LSRAM memory through **BAR1** space. Click **Read** to read the 4 KB memory mapped to BAR1 space, as shown in the following figure.

Figure 25 • PCIe BAR1 Memory Access




- Click **Exit** to quit the demo.

2.4.2 Running the Demo Design on Linux

- Switch **ON** the power supply switch **SW7** on the SmartFusion2 Advanced Development Kit board.
- Switch **ON** the Red Hat Linux Host PC.
- Red Hat Linux Kernel detects the SmartFusion2 PCIe end point as Actel Device.
- On Linux Command Prompt Use `lspci` command to display the PCIe info.

```
# lspci
```

Figure 26 • PCIe Device Detection



2.4.2.1 Drivers Installation

Enter the following commands in the Linux command prompt to install the PCIe drivers:

1. Create the **sf2** directory under the **home/** directory using the following command:

```
# mkdir /home/sf2
```
2. Copy the *M2S150_PcIe_Control_Plane_DF/* design files folder under */home/sf2* directory, which contains the Linux PCIe device driver files and Linux PCIe application utility files.
3. Copy the Linux PCIe Device Driver file (*PCIe_Driver.zip*) from *M2S150_PcIe_Control_Plane_DF/* design files folder.

```
# cp -rf
/home/sf2/M2S150_PcIe_Control_Plane_DF/Linux_64bit/Drivers/PCIe_Driver.rar
/home/sf2
# unrar -e PCIe_Driver.rar
```

/home/sf2 directory must contain the *PCIe_Driver/ inc/* folders.
4. Execute **ls** command to display the contents of */home/sf2* directory.

```
# ls
```
5. Change to *inc/* directory by using the following command:

```
#cd /home/sf2/inc
```
6. Edit the *board.h* file for SmartFusion2 Advanced Development Kit board as shown in [Figure 27](#), page 20.

```
#vi board.h
#define SF2_ADV_KIT
#undef IGL2
#undef SF2_DEV_KIT
#undef SF2_EVAL_KIT
```
7. **Enter `[ :wq ]` command to save the selected file.**
8. **Enter the following command to change the directory:**

```
#cd /home/sf2/PCIe_Driver
```
9. **Enter the `make` command on Linux Command Prompt to compile the Linux PCIe device driver code.**

```
#make clean [To clean any *.o, *.ko files]
#make
```

The kernel module, *pci_chr_drv_ctrlpln.ko*, is created in the same directory.
10. Enter **insmod** command to insert the Linux PCIe device driver as a module.

```
#insmod pci_chr_drv_ctrlpln.ko
```

Note: Root privileges are required to execute this command.

Figure 27 • Edit board.h File





Figure 28 • PCIe Device Driver Installation



11. After successful Linux PCIe device driver installation, check `/dev/MS_PCI_DEV` got created by using the following Linux command:

```
#ls /dev/MS PCI DEV
```

Note: /dev/MS_PCI_DEV interface is used to access the SmartFusion2 PCIe end point from Linux user space.

2.4.2.2 Linux PCIe Application Compilation and PCIe Control Plane Utility Creation

1. Change to the `/home/sf2/` directory using the following command:

```
# cd /home/sf2
```
2. Copy the Linux PCIe application utility file (PCIe_App.zip) from `M2S150_Control_Plane_DF/` design files folder.

```
# cp -rf /home/sf2/M2S150_PCIe_Control_Plane_DF/Linux-
_64bit/Util/PCIe_App.rar
/home/sf2
```

```
# unrar -e PCIe_App.rar
```

`/home/sf2` directory must contain `PCIe_App/` folder along with `led_blink.sh` and `pcie_config.sh` scripts.
3. Execute `ls` command to display the contents of `/home/sf2` directory.


```
# ls
```
4. Compile the Linux user space application `pcie_appln_ctrlpln.c` in `/home/sf2/PCIe_App` folder by using `gcc` command.

```
# cd /home/sf2/PCIe_App
# gcc -o pcie_ctrlplane pcie_appln_ctrlpln.c
```

After successful compilation, Linux PCIe application utility `pcie_ctrlplane` creates in the same directory.
5. On Linux Command Prompt, run the `pcie_ctrlplane` utility as:

```
# ./pcie_ctrlplane
```
6. Help menu is displayed as shown in the following figure.

Figure 29 • Linux PCIe Application Utility



```

root@localhost:/home/igl2/PCIe_App
File Edit View Terminal Tabs Help
[root@localhost PCIe_App]# pwd
/home/igl2/PCIe_App
[root@localhost PCIe_App]# ls
led_blink.sh pcie_appln_ctrlpln.c pcie_config.sh pcie_ctrlplane
[root@localhost PCIe_App]# ./pcie_ctrlplane

Description: LED Control [1], Led Data [0x0-0x000000FF]
Example: ./pcie_ctrlplane 1 0x000000FF

Description: SRAM_WRITE [2], Write[1], SRAM Data [0x0-0xFFFFFFFF], SRAM Offset[0x0-0x1FFF]
Example: ./pcie_ctrlplane 2 1 0x12345678 0x10

Description: SRAM_READ [3], Read[0], SRAM Offset[0x0-0x1FFF]
Example : ./pcie_ctrlplane 3 0 0x10

Description: Dip Switch Status [4]
Example: ./pcie_ctrlplane 4

Description: PCIe Device Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2]
Example: ./pcie_ctrlplane 5 1

Description: PCIe Interrupt Control [6], Enable/(Clear/Disable)[1/0]
Example: ./pcie_ctrlplane 6 1

Description: PCIe Interrupt Count [7]
Example: ./pcie_ctrlplane 7

Description: Read Device Serial Number [8]
Example: ./pcie_ctrlplane 8

[root@localhost PCIe_App]#

```


2.4.2.3 Execution of Linux PCIe Control Plane Features

2.4.2.3.1 LED Control

LED1 to LED8 is controlled by writing data to SmartFusion2 LED Control Registers.

```
#./pcie_ctrlplane 1 0x000000FF [LED OFF]
#./pcie_ctrlplane 1 0x00000000 [LED ON]
```

Figure 30 • Linux Command—LED Control



led_blink.sh contains the shell script code to perform the LED Walk ON, whereas Ctrl C exits the shell script and LED Walk turns OFF.

```
#sh led_blink.sh
```


Run the led_blink.sh shell script using the sh command.

2.4.2.3.2 DIP Switch Status

Dip Switch on SmartFusion2 Advanced Development Kit board has four electric switches to hold the device configurations. Linux PCIe utility reads the corresponding switches (ON/OFF) state.

```
#./pcie_ctrlplane 4 [DIP Switch Status]
```

Figure 31 • Linux Command—DIP Switch



```

root@localhost:~/home/sf2/PCie_App
File Edit View Terminal Tabs Help
[root@localhost PCie_App]# ./pcie_ctrlplane

Description: LED Control [1], Led Data [0x0-0x000000FF]
Example: ./pcie_ctrlplane 1 0x000000FF

Description: SRAM WRITE [2], Write[1], SRAM Data [0x0-0xFFFFFFFF], SRAM Offset[0x0-0x3FFF]
Example: ./pcie_ctrlplane 2 1 0x12345678 0x10

Description: SRAM READ [3], Read[0], SRAM Offset[0x0-0x3FFF]
Example: ./pcie_ctrlplane 3 0 0x10

Description: Dip Switch Status [4]
Example: ./pcie_ctrlplane 4

Description: PCIe Device Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2]
Example: ./pcie_ctrlplane 5 1

Description: PCIe Interrupt Control [6], Enable/(Clear/Disable)[1/0]
Example: ./pcie_ctrlplane 6 1

Description: PCIe Interrupt Count [7]
Example: ./pcie_ctrlplane 7

[root@localhost PCie_App]# ./pcie_ctrlplane 4
DIP Switch Data Register Value : 0x1000
SW1 : ON
SW2 : ON
SW3 : ON
SW4 : ON
[root@localhost PCie_App]#

```


2.4.2.3.3 PCIe Configuration Space Display

PCIe configuration space contains the PCIe device data such as Vendor ID, Device ID, and Base Address 0.

Note: Root Privileges are required to execute this command.

```
#./pcie_ctrlplane 5 1 [Read PCIe Configuration Space]
```

Figure 32 • Linux Command—PCIe Configuration Space Display



```

Applications Places System root@localhost: /home/sf2/PCie_App 3:53 PM
File Edit View Terminal Tabs Help
[root@localhost PCie_App]# ./pcie_ctrlplane

Description: LED Control [1], Led Data [0x0-0x000000FF]
Example: ./pcie_ctrlplane 1 0x000000FF

Description: SRAM_WRITE [2], Write[1], SRAM Data [0x0-0xFFFFFFFF], SRAM Offset[0x0-0x3FFF]
Example: ./pcie_ctrlplane 2 1 0x12345678 0x10

Description: SRAM_READ [3], Read[0], SRAM Offset[0x0-0x3FFF]
Example: ./pcie_ctrlplane 3 0 0x10

Description: Dip Switch Status [4]
Example: ./pcie_ctrlplane 4

Description: PCIe Device Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2]
Example: ./pcie_ctrlplane 5 1

Description: PCIe Interrupt Control [6], Enable/(Clear/Disable)[1/0]
Example: ./pcie_ctrlplane 6 1

Description: PCIe Interrupt Count [7]
Example: ./pcie_ctrlplane 7

[root@localhost PCie_App]# ./pcie_ctrlplane 5 1
  Name      Data      Description
  ----      -
1.VID      0x11aa      Vendor Id
2.DID      0x11aa      Device ID
3.CMD      0x0406      Command
4.STS      0x0010      Status
5.RID_CLCD 0x0000      Revision ID & Class Code
6.SCC      0x00        Sub Class Code
7.BCC      0x00        Base Class Code
8.CALN     0x10        Cache Line Size
9.LAT      0x00        Latency Timer
10.HDR     0x00        Header Type
11.BIST     0x00        Built-in Self Test
12.BADDR0  0xfe500000  Base Address 0
13.BADDR1  0xfe4f0000  Base Address 1
14.BADDR2  0x00000000  Base Address 2
15.BADDR3  0x00000000  Base Address 3
16.BADDR4  0x00000000  Base Address 4
17.BADDR5  0x00000000  Base Address 5
18.CIS     0x00000000  CardBus CIS Pointer
19.SVID     0x11aa      Sub-system Vendor ID
20.SDID     0x0000      Sub-System Device ID
21.EROM    0x00000000  Expansion ROM Base Address
22.NEW_CAP  0x50        New Capabilities Pointer
23.INTLN    0x0b        Interrupt Line
24.INTPIN   0x01        Interrupt Pin
25.MINGNT   0x00        Minimum Required Burst Period
26.MAXLAT   0x00        Maximum Latency
[root@localhost PCie_App]#


```

2.4.2.3.4 PCIe Link Speed and Width

Note: Root Privileges are required to execute this command.

```
#./pcie_ctrlplane 5 2 [Read PCIe Link Speed and Link Width]
```

Figure 33 • Linux Command—PCIe Link Speed and Width



```

root@localhost:~# ./pcie_ctrlplane

Description: LED Control [1], Led Data [0x0-0x000000FF]
Example: ./pcie_ctrlplane 1 0x000000FF

Description: SRAM_WRITE [2], Write[1], SRAM Data [0x0-0xFFFFFFFF], SRAM Offset[0x0-0x3FFF]
Example: ./pcie_ctrlplane 2 1 0x12345678 0x10

Description: SRAM_READ [3], Read[0], SRAM Offset[0x0-0x3FFF]
Example: ./pcie_ctrlplane 3 0 0x10


Description: Dip Switch Status [4]
Example: ./pcie_ctrlplane 4

Description: PCIe Device Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2]
Example: ./pcie_ctrlplane 5 1

Description: PCIe Interrupt Control [6], Enable/(Clear/Disable)[1/0]
Example: ./pcie_ctrlplane 6 1

Description: PCIe Interrupt Count [7]
Example: ./pcie_ctrlplane 7

root@localhost:~# ./pcie_ctrlplane 5 2
  
```

Figure 34 • Linux Command—PCIe Link Speed and Width


```

Applications Places System 3:54 PM
root@localhost:/home/sf2/PCIe_App
File Edit View Terminal Tabs Help
Kernel driver in use: i801_smbus
Kernel modules: i2c-i801

01:00.0 Non-VGA unclassified device: Actel Device 11aa
Subsystem: Actel Device 0000
Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+
Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-
Latency: 0, Cache Line Size: 64 bytes
Interrupt: pin A routed to IRQ 74
Region 0: Memory at fe500000 (32-bit, non-prefetchable) [size=1M]
Region 1: Memory at fe4f0000 (32-bit, non-prefetchable) [size=64K]
Capabilities: [50] MSI: Enable+ Count=1/1 Maskable- 64bit+
Address: 00000000fee00000 Data: 404a
Capabilities: [78] Power Management version 3
Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0+,D1-,D2-,D3hot+,D3cold-)
Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-
Capabilities: [80] Express (v2) Endpoint, MSI 01
DevCap: MaxPayload 256 bytes, PhantFunc 0, Latency L0s unlimited, L1 unlimited
ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ FLReset-
DevCtl: Report errors: Correctable- Non-Fatal+ Fatal+ Unsupported-
RlxdOrd+ ExtTag+ PhantFunc- AuxPwr- NoSnoop+
MaxPayload 128 bytes, MaxReadReq 512 bytes
DevSta: CorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-
LnkCap: Port #1, Speed 5GT/s, Width x4, ASPM L0s L1, Latency L0 <64ns, L1 <16us
ClockPM+ Surprise- LLActRep- BwNot-
LnkCtl: ASPM Disabled; RCB 64 bytes Disabled- Retrain- CommClk+
ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-
LnkSta: Speed 2.5GT/s, Width x4, TrErr- Train- SlotClk+ DLActive- BWMgmt- ABWMgmt-
DevCap2: Completion Timeout: Range ABCD, TimeoutDis-
DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-
LnkCtl2: Target Link Speed: 5GT/s, EnterCompliance- SpeedDis-, Selectable De-emphasis: -6dB
Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceS0S-
Compliance De-emphasis: -6dB
LnkSta2: Current De-emphasis Level: -3.5dB
Capabilities: [100 v1] Virtual Channel
Caps: LPEVC=0 RefClk=100ns PATEntryBits=1
Arb: Fixed- WRR32- WRR64- WRR128-
Ctrl: ArbSelect=Fixed
Status: InProgress-
VC0: Caps: PATOffset=00 MaxTimeSlots=1 RejSnoopTrans-
Arb: Fixed- WRR32- WRR64- WRR128- TWRR128- WRR256-
Ctrl: Enable+ ID=0 ArbSelect=Fixed TC/VC=01
Status: NegoPending- InProgress-
Capabilities: [800 v1] Advanced Error Reporting
UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol-
UEmsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol-
UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol-
CESSta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr-
CEmsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- NonFatalErr+
AERCap: First Error Pointer: 00, GenCap+ CGenEn- ChkCap+ ChkEn-
Kernel driver in use: MS_PCI_DRIVER

02:00.0 Ethernet controller: Broadcom Corporation NetLink BCM57780 Gigabit Ethernet PCIe (rev 01)
Subsystem: Dell Device 0400


```

2.4.2.3.5 PCIe Interrupt Control (Enable/Disable) and Interrupt Counter

SmartFusion2 Advanced Development Kit board enables or disables the MSI interrupts by writing data to its PCIe configuration space. Interrupt Counter holds the number of MSI interrupts got triggered by pressing the **SW1** push button.

```
#. /pcie_ctrlplane 6 0 [Disable Interrupts]
#. /pcie_ctrlplane 6 1 [Enable Interrupts]
#. /pcie_ctrlplane 7 [Interrupt Counter Value]
```

Figure 35 • Linux Command—PCIe Interrupt Control



```
root@localhost: /home/sf2/PCie_App
File Edit View Terminal Tabs Help
[root@localhost PCie_App]# ./pcie_ctrlplane

Description: LED Control [1], Led Data [0x0-0x000000FF]
Example: ./pcie_ctrlplane 1 0x000000FF

Description: SRAM_WRITE [2], Write[1], SRAM Data [0x0-0xFFFFFFFF], SRAM Offset[0x0-0x3FFF]
Example: ./pcie_ctrlplane 2 1 0x12345678 0x10

Description: SRAM_READ [3], Read[0], SRAM Offset[0x0-0x3FFF]
Example: ./pcie_ctrlplane 3 0 0x10

Description: Dip Switch Status [4]
Example: ./pcie_ctrlplane 4

Description: PCIe Device Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2]
Example: ./pcie_ctrlplane 5 1

Description: PCIe Interrupt Control [6], Enable/(Clear/Disable)[1/0]
Example: ./pcie_ctrlplane 6 1

Description: PCIe Interrupt Count [7]
Example: ./pcie_ctrlplane 7

[root@localhost PCie_App]# ./pcie_ctrlplane 6 1
[root@localhost PCie_App]# ./pcie_ctrlplane 7
SF2 PCIe Interrupt Counter Value : 0
[root@localhost PCie_App]# ./pcie_ctrlplane 7
SF2 PCIe Interrupt Counter Value : 4
[root@localhost PCie_App]# ./pcie_ctrlplane 6 0
[root@localhost PCie_App]# ./pcie_ctrlplane 7
SF2 PCIe Interrupt Counter Value : 0
[root@localhost PCie_App]# ./pcie_ctrlplane 7
SF2 PCIe Interrupt Counter Value : 0
[root@localhost PCie_App]#
```

2.5 Conclusion

This demo describes how to access the PCIe EP and displays the device serial number feature of SmartFusion2 by implementing a low bandwidth control plane design with BFM simulation. It provides a GUI for easy control of PCIe EP device through Microsemi PCIe drivers for windows platform. It also provides a Linux PCIe application for easy control of PCIe EP device through Linux PCIe Device Driver.

3 Appendix: SmartFusion2 Advanced Development Kit Board

The following figure shows the SmartFusion2 Advanced Development Kit board.

Figure 1 • SmartFusion2 Advanced Development Kit Board.

