

Silicon Errata and Data Sheet Clarification

PAC1931/2/3/4 devices adhere to the functional specifications outlined in the device data sheet, with the exception of the anomalies described in this document.

The following silicon issues apply to silicon revisions with Product and Revision IDs that match those provided in [Table 1-1](#). These silicon issues are summarized in [Table 1-2](#).

Future revisions of the PAC1931/2/3/4 devices will address the outlined issues.

TABLE 1-1: SILICON REVISION

Part Number	Product ID	Manufacturer ID	Revision ID
PAC1931	58h	5Dh	03h
PAC1932	59h	5Dh	03h
PAC1933	5Ah	5Dh	03h
PAC1934	5Bh	5Dh	03h

Note 1: The Product, Manufacturer and Revision IDs are located in the `FDh`, `FEh` and `FFh` registers, respectively, as detailed in the PAC1931/2/3/4 Data Sheet.

TABLE 1-2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revision
Lower Sample Rates	Lower-Power Modes	1	When switching to a different sample rate than the default of 1,024 sps, a refresh causes the internal clock to wake up and not turn off. This results in higher than expected current in these lower sample rate modes.	03h

Silicon Errata Issues

1. Module: Lower Sample Rates

When the sampling rate of the PAC1931/2/3/4 changes from the default value of 1,024 sps, the device enters a Low-Power state until the next conversion is scheduled. The device then wakes up, performs the conversion, and re-enters the Low-Power state. This approach supports a lower I_{DD} value when lower sample rates are acceptable.

If a refresh is sent when the PAC1931/2/3/4 samples at lower rates, the internal clock activates to move the latest converted data to the I²C register. The clock usually turns off so the PAC1931/2/3/4 can enter Low-Power mode. However, due to a silicon issue, the internal clock does not turn off. This increases I_{DD} by ~ 285 μ A.

Workaround:

The software workaround for this silicon issue is to perform three specific Write commands after sending a refresh when the PAC1931/2/3/4 samples at lower rates:

Write() → Refresh (Send Byte) → Write()

The Write command must be the same as the mode Write. For example:

8 sps Mode:

1. Write to the CTRL register (01h) a payload of C0h.
2. Refresh (Send byte).
3. Write to the CTRL register (01h) a payload of C0h.

Performing this Write sequence meets the silicon requirements to deactivate the internal clock and return the current to the expected value when operating in Low-Power mode.

Note: The workaround must be performed any time a refresh is sent when the PAC1931/2/3/4 samples at lower rates.

APPENDIX A: DOCUMENT REVISION HISTORY

Revision A (April 2025)

Initial release of this document. Issued for silicon revision 03h.

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-1028-8

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.