SAM L21 Family Silicon Errata and Data Sheet Clarification SAM L21 Family



SAM L21 Family

The SAM L21 family of devices that you have received conform functionally to the current device data sheet (DS60001477), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions, with the Device and Revision IDs listed in the following table.

The errata described in this document will be addressed in future revisions of the SAM L21 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in 2. Data Sheet Clarifications, following the discussion of silicon issues.

Table 1. SAM L21 Silicon Device Identification

Part Number	Device Identification (DID[31:0])	Revision ID (DII	D.REVISION[3:0])
rait Number	Device Identification (DID[51.0])	В	С
ATSAML21J18B	0x10810x0F		
ATSAML21J17B	0x10810x10		
ATSAML21J16B	0x10810x11		
ATSAML21G18B	0x10810x14		
ATSAML21G17B	0x10810x15	0x1	0x2
ATSAML21G16B	0x10810x16	OX1	UXZ
ATSAML21E18B	0x10810x19		
ATSAML21E17B	0x10810x1A		
ATSAML21E16B	0x10810x1B		
ATSAML21E15B	0x10810x1C		

Note: Refer to the "Device Services Unit" chapter in the current device data sheet (DS60001477) for detailed information on device identification and revision IDs for your specific device.

Silicon Errata Summary

Table 2. Silicon Errata Issue Summary

Module	Feature	Errata Number	Issue Summary	Affected Revisions		
Module	reature	LITALA NUMBEI	issue summary	В	С	
DSU	Wake-up From Standby Retention Mode	1.1.1	When device is waking from Standby Retention mode, selected alternate function on PA30 (for example, SERCOM) will be lost and it functions as the SWCLK pin and can switch device to Debug mode.	X	X	
PM	Low-Power Configuration	1.2.1	If the PM.STDBYCFG.VREGSMOD field is set to 2 (low-power configuration), the oscillator source driving the GCLK_MAIN clock will still be running in Standby mode causing extra consumption.	Х		
DFLL48M	Write Access to DFLL Register	1.3.1	The DFLL clock must be requested before being configured, otherwise a write access to a DFLL register can freeze the device.	Х	х	
DFLL48M	Out of Bounds Interrupt	1.3.2	If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated.	X	Х	
DFLL48M	DFLL Status Bit in USB Clock Recovery Mode	1.3.3	The DFLL status bits in the STATUS register, during the USB clock recovery mode, can be wrong after a USB suspend state.	Х	Х	
DMAC	Disable a Trigger from the Module	1.4.1	A write from DMAC to a register in a module to disable a trigger from the module to DMAC, does not work in Standby mode.	X		
DMAC	Linked Descriptor	1.4.2	When using many DMA channel, if one of these DMA channels has a linked descriptor, a fetch error can appear on this channel.	X	х	
DMAC	Linked Descriptors	1.4.3	When at least one channel using linked descriptors is already active, enabling another DMA channel (with or without linked descriptors) can result in a channel Fetch Error (FERR) or an incorrect descriptor fetch.	X	Х	
FDPLL96M	FDPLL Jitter	1.5.1	Maximum FDPLL input reference clock frequency (fGCLK_DPLL) does not meet the published specification.	Х		
FDPLL96M	DPLLRATIO Register	1.5.2	When FDPLL ratio value in the DPLLRATIO register is changed on the fly, the STATUS.DPLLLDRTO will not be set even though the ratio is updated.	Х	Х	
PORT	PORT Read/Write on Non-Implemented Register	1.6.1	PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB), do not generate a PAC protection error.	Х	Х	
PORT	Pull-up and Pull-down Configurations on PA24 and PA25 Pins	1.6.2	On PA24 and PA25 pins, the pull-up and pull-down configuration is not disabled automatically when alternative pin function is enabled.	X	Х	
PORT	PA24 and PA25 Pull- down Functionality	1.6.3	Pull-down functionality is not available on GPIO pins, PA24 and PA25.	Х	Х	
SUPC	Buck Converter Mode	1.7.1	Digital Phase-Locked Loop (FDPLL96M) and Digital Frequency-Locked Loop (DFLL48M) PLL's cannot be used with main voltage regulator in Buck converter mode.	Х	Х	
SUPC	Buck Converter as a Main Voltage Regulator	1.7.2	When Buck converter is set as main voltage regulator (SUPC.VREG.SEL=1), the microcontroller can freeze when leaving Standby mode.	Х	х	
ADC	ADC Result in Unipolar Mode	1.8.1	The LSB of ADC result is stuck at zero in Unipolar mode for 8-bit and 10-bit resolution.	Х	Х	
ADC	Window Monitor	1.8.2	When window monitor is enabled and its output is 0, the ADC GCLK is kept running.	Х		



continued					
Module	Feature	Errata Number	Issue Summary	Affected B	Revisions C
ADC	Free-Running Mode	1.8.3	In Standby Sleep mode when the ADC is in free-running mode (CTRLC.FREERUN=1) and the RUNSTDBY bit is set to 0 (CTRLA.RUNSTDBY=0), the ADC keeps requesting its generic clock.	X	X
ADC	SYNCBUSY.SWTRIG Bit	1.8.4	ADC SYNCBUSY.SWTRIG get stuck to one after wake-up from Standby Sleep mode.	Х	Х
ADC	Effective Number of Bits	1.8.5	The ADC Effective number of Bits (ENOB) is 9.2 in this revision.	Х	
ADC	Power Consumption	1.8.6	Over consumption for up to 1.6 seconds on VDDANA when the ADC is disabled either manually or automatically.	X	
ADC	SEQSTATE	1.8.7	The SEQSTATUS synchronization is not managed properly when the system comes out of standby mode, leading to a wrong SEQSTATE value read in the first SEQSTATUS update of the sequence.	Х	X
TC	SYNCBUSY Flag	1.9.1	When clearing the STATUS.PERBUFV/STATUS.CCBUFVx flags, the SYNCBUSY.PER/SYNCBUSY.CCx flags are released before the PERBUF/CCBUFx registers are restored to their expected value.	Х	X
тсс	Advance Capture Mode	1.10.1	Advance Capture mode (CAPTMIN CAPTMAX LOCMIN LOCMAX DERIVO) doesn't work if an upper channel is not in one of these modes.	Х	Х
TCC	SYNCBUSY Flag	1.10.2	When clearing the STATUS.xxBUFV flag, SYNCBUSY is released before the register is restored to its appropriate value.	Х	Х
тсс	MAX Capture Mode	1.10.3	In Capture mode while using max Capture mode, with the timer set in Up-Counting mode, if an input event occurred within two cycles before TOP, the value captured is zero instead of TOP.	Х	X
тсс	Dithering Mode	1.10.4	Using TCC in Dithering mode with external retrigger events can lead to unexpected stretch of right aligned pulses, or shrink of left aligned pulses.	Х	X
SERCOM	USART in Auto-Baud Mode	1.11.1	In USART Auto-Baud mode, missing stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.	Х	Х
SERCOM	SDA and SCL Fall Time	1.11.2	When configured in HS or FastMode+, SDA and SCL fall times are shorter than I ² C specification requirement and can lead to reflection.	X	Х
SERCOM	SERCOM-USART: Overconsumption in Standby Mode	1.11.3	Unexpected over consumption in Standby mode	X	X
SERCOM	SERCOM-I ² C: Status Flag	1.11.4	The CLKHOLD Status bit is not read-only.	X	Х
DAC	STATUS.READY Bit	1.12.1	If CLK_APB_DAC is slower than GCLK_DAC, the STATUS.READY bit may never be set.	X	
DAC	STATUS.READY is Not Cleared	1.12.2	If the DAC is enabled, STATUS.READY is not cleared during standby and will remain one after waking up, even though the DAC needs to reinitialize.	X	
DAC	SYNCBUSY.ENABLE Bit	1.12.3	The SYNCBUSY.ENABLE bit is stuck at 1 after disabling and enabling the DAC when refresh is used.	Х	X
DAC	SYNCBUSY.DATA1 and SYNCBUSY.DATABUF1	1.12.4	For specific DAC configurations, the SYNCBUSY.DATA1 and SYNCBUSY.DATABUF1 may be stuck at 1.	Х	Х
DAC	VOUT Value	1.12.5	The desired VOUT value may not be reached at the first DAC conversion after the device power-up or after wake-up from standby.	Х	Х



continued					
Module	Feature	Errata Number	Issue Summary	Affected	Revisions
			,	В	С
DAC	DMA as Input to the DAC	1.12.6	When using the DMA as an input to the DAC, the previous target DAC VOUT value may not be reached when the DMA trigger DAC Empty triggers a new DMA write to the DAC to start a new DAC conversion.	Х	X
EIC	EIC_ASYNCH Register	1.13.1	Access to the EIC_ASYNCH register in 8-bit or 16-bit mode is not functional.	X	Х
EIC	Low Level or Rising Edge or Both Edges	1.13.2	When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEX) with the filter enabled (CONFIGn.FILTENX), a spurious flag might appear.	Х	X
EIC	NMI Configuration	1.13.3	Changing the NMI configuration (CONFIGn.SENSEx) on the fly may lead to a false NMI interrupt.	Х	Х
EIC	Asynchronous Edge Detection	1.13.4	When the asynchronous edge detection is enabled, and the system is in Standby mode, only the first edge will generate an event.	X	X
TRNG	Power Consumption in Standby Mode	1.14.1	When TRNG is disabled, some internal logic could continue to operate causing an over consumption.	X	X
EVSYS	Synchronous Path	1.15.1	Using synchronous, spurious overrun can appear with generic clock for the channel always on.	Х	Х
EVSYS	Overrun Flag	1.15.2	The acknowledge between an event user and the EVSYS clears the CHSTATUS.CHBUSYn bit before this information is fully propagated in the EVSYS one GCLK_EVSYS_CHANNEL_n clock cycle later which triggers and overrun flag.	X	Х
Device	Standby Entry	1.16.1	Potential hard fault upon standby entry when Systick interrupt is enabled.	X	Х
BOD33	Hysteresis	1.17.1	Hysteresis could not work properly if a reset occurs when the power supply is in the hysteresis phase.	X	Х
NVMCTRL	Idle Mode Flash Corruption	1.18.1	Upon wake-up from IDLE in specific conditions, if the instruction following the WFI instruction is not prefetched or cached, CPU read in Flash can be corrupted.	Х	х



Table of Contents

SAI	M L21 Family	1
	Silicon Errata Summary	2
1.	Silicon Errata Issues	6
	1.1. Device Service Unit (DSU)	6
	1.2. Power Manager (PM)	6
	1.3. 48 MHz Digital Frequency-Locked Loop (DFLL48M)	6
	1.4. Direct Memory Access Controller (DMAC)	7
	1.5. 96 MHz Fractional Digital Phase Locked Loop (FDPLL96M)	8
	1.6. PORT - I/O Pin Controller	8
	1.7. Supply Controller (SUPC)	9
	1.8. Analog-to-Digital Controller (ADC)	10
	1.9. Timer/Counter (TC)	
	1.10. Timer/Counter for Control Applications (TCC)	
	1.11. Serial Communication Interface (SERCOM)	
	1.12. Digital-to-Analog Converter (DAC)	
	1.13. External Interrupt Controller (EIC)	
	1.14. True Random Number Generator (TRNG)	
	1.15. Event System (EVSYS)	
	1.16. Device	
	1.17. BOD33	
	1.18. NVMCTRL	17
2.	Data Sheet Clarifications	18
	2.1. Absolute Maximum Ratings	18
3.	Appendix A: Revision History	19
The	e Microchip Website	20
Pro	oduct Change Notification Service	20
Cu	stomer Support	20
Mic	crochip Devices Code Protection Feature	20
Leg	gal Notice	20
	demarks	
	ality Management System	
Wc	orldwide Sales and Service	23



1. Silicon Errata Issues

The following issues apply to the SAM L21 family of devices.

Note: The silicon errata listed in this document supersedes the Errata Chapter 51 in SAM L21 product data sheet (DS60001477A).

1.1 Device Service Unit (DSU)

1.1.1 Wake-up From Standby Retention Mode

When device is waking from Standby Retention mode, selected alternate function on PA30 (for example, SERCOM) will be lost and it functions as the SWCLK pin and can switch device to Debug mode.

Workaround

Disable the debugger hot plug-in detection by setting the security bit. Security is set by issuing the NVMCTRL SSB command.

Affected Silicon Revisions

В	С			
X	X			

1.2 Power Manager (PM)

1.2.1 Low-Power Configuration

If the PM.STDBYCFG.VREGSMOD field is set to 2 (low-power configuration), the oscillator source driving the GCLK_MAIN clock will still be running in Standby mode causing extra consumption.

Workaround

Before entering Standby mode, switch the GCLK_MAIN to the OSCULP32K clock. After wake-up, switch back to the GCLK_MAIN clock.

Affected Silicon Revisions

В	С			
X				

1.3 48 MHz Digital Frequency-Locked Loop (DFLL48M)

1.3.1 Write Access to DFLL Register

The DFLL clock must be requested before being configured, otherwise a write access to a DFLL register can freeze the device.

Workaround

Write a zero to the DFLL ONDEMAND bit in the DFLLCTRL register before configuring the DFLL module.

Affected Silicon Revisions

В	С			
X	X			

1.3.2 Out of Bounds Interrupt

If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated. These interrupts will be generated



even if the final calibration values at DFLL48M lock are not at maximum or minimum, and might therefore be false out of bounds interrupts.

Workaround

Check the lock bits, DFLLLCKC and DFLLLCKF, in the OSCCTRL Interrupt Flag Status and Clear register (INTFLAG) are both set before enabling the DFLLOOB interrupt.

Affected Silicon Revisions

В	С			
X	X			

1.3.3 DFLL Status Bit in USB Clock Recovery Mode

The DFLL status bits in the STATUS register, during the USB clock recovery mode, can be wrong after a USB suspend state.

Workaround

Do not monitor the DFLL status bits in the STATUS register during the USB clock recovery mode.

Affected Silicon Revisions

В	С			
X	X			

1.4 Direct Memory Access Controller (DMAC)

1.4.1 Disable a Trigger from the Module

A write from DMAC to a register in a module to disable a trigger from the module to DMAC, does not work in Standby mode. (that is, DAC and SERCOM in Transmission mode).

Workaround

If the module generating the trigger also generates the event, use event interface instead of triggers with DMAC.

Affected Silicon Revisions

В	С			
X				

1.4.2 Linked Descriptor

When using many DMA channel, if one of these DMA channels has a linked descriptor, a fetch error can appear on this channel.

Workaround

Do not use linked descriptors, instead make a software link.

- 1. Replace the channel which used the linked descriptor by a two-channel DMA (with linked descriptor disabled) handled by a two-channel event system:
 - DMA channel 0 transfer completion can send a conditional event for DMA channel 1 (through event system with configuration of BTCTRL.EVOSEL=BLOCK for channel 0 and configuration CHCTRLB.EVACT=CBLOCK for channel 1)
 - On the transfer complete reception of the DMA channel 0, immediately re-enable the channel 0
 - Then DMA channel 1 transfer completion can send a conditional event for DMA channel 0 (through event system with configuration of BTCTRL.EVOSEL=BLOCK for channel 1 and configuration CHCTRLB.EVACT=CBLOCK for channel 0)



- On the transfer complete reception of the DMA channel 1, immediately re-enable the channel 1
- The mechanism can be launched by sending a software event on the DMA channel 0

В	С			
Χ	X			

1.4.3 Linked Descriptors

When at least one channel using linked descriptors is already active, enabling another DMA channel (with or without linked descriptors) can result in a channel Fetch Error (FERR) or an incorrect descriptor fetch.

This happens if the channel number of the channel being enabled is lower than the channel already active.

Workaround

When enabling a DMA channel while other channels using linked descriptors are already active, the channel number of the new channel enabled must be greater than the other channel numbers.

Affected Silicon Revisions

В	С			
Χ	X			

1.5 96 MHz Fractional Digital Phase Locked Loop (FDPLL96M)

1.5.1 FDPLL Jitter

Maximum FDPLL input reference clock frequency (fGCLK_DPLL) does not meet the published specification. The maximum supported input reference clock is 1 MHz.

Workaround

None.

Affected Silicon Revisions

В	С			
X				

1.5.2 DPLLRATIO Register

When FDPLL ratio value in the DPLLRATIO register is changed on the fly, the STATUS.DPLLLDRTO will not be set even though the ratio is updated.

Workaround

Monitor the INTFLAG.DPLLLDRTO instead of STATUS.DPLLLDRTO to get the status for DPLLRATIO update.

Affected Silicon Revisions

В	С			
Χ	Χ			

1.6 PORT - I/O Pin Controller

1.6.1 PORT Read/Write on Non-Implemented Register

PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB), do not generate a PAC protection error.



Workaround

None.

Affected Silicon Revisions

В	С			
X	X			

1.6.2 Pull-up and Pull-down Configurations on PA24 and PA25 Pins

On PA24 and PA25 pins, the pull-up and pull-down configuration is not disabled automatically when alternative pin function is enabled.

Workaround

For PA24 and PA25 pins, the GPIO pull-up and pull-down must be disabled before enabling alternative functions on them.

Affected Silicon Revisions

В	С			
X	X			

1.6.3 PA24 and PA25 Pull-Down Functionality

The pull-down functionality is not available on these GPIO pins: PA24 and PA25.

Workaround

None.

Affected Silicon Revisions

В	С			
Χ	X			

1.7 Supply Controller (SUPC)

1.7.1 Buck Converter Mode

Buck Converter mode is not supported when using Digital Phase-Locked Loop (FDPLL96M) and Digital Frequency-Locked Loop (DFLL48M). As a result, Table 46-7 and Table 47-2 "Active Current Consumption - Active Mode" data for Buck Converter mode with DFLL48M configuration is not valid and must be disregarded.

Workaround

Use the LDO Regulator mode when using FDPLL and DFLL.

Affected Silicon Revisions

В	С			
X	X			

1.7.2 Buck Converter as a Main Voltage Regulator

When Buck converter is set as main voltage regulator (SUPC.VREG.SEL=1), the microcontroller can freeze when leaving Standby mode.

Workaround

Enable the main voltage regulator in Standby mode (SUPC.VREG.RUNSTDBY=1) and set the standby in PLO bit to one (SUPC.VREG.STDBYPLO=1).

Note: When SUPC.VREG.STDBYPL0=1, in Standby Sleep mode, the voltage regulator is used in PL0.



В	С			
Χ	X			

1.8 Analog-to-Digital Controller (ADC)

1.8.1 ADC Result in Unipolar Mode

The LSB of ADC result is stuck at zero in Unipolar mode for 8-bit and 10-bit resolution.

Workaround

Use 12-bit resolution and take only least 8 bits or 10 bits, if necessary.

Affected Silicon Revisions

В	С			
X	X			

1.8.2 Window Monitor

When window monitor is enabled and its output is 0, the ADC GCLK is kept running. Power consumption will be higher than expected in sleep modes.

Workaround

None.

Affected Silicon Revisions

В	С			
X				

1.8.3 Free-Running Mode

In Standby Sleep mode when the ADC is in free-running mode (CTRLC.FREERUN=1) and the RUNSTDBY bit is set to 0 (CTRLA.RUNSTDBY=0), the ADC keeps requesting its generic clock.

Workaround

Stop the free-running mode (CTRLC.FREERUN=0) before entering Standby Sleep mode.

Affected Silicon Revisions

В	С			
Χ	X			

1.8.4 SYNCBUSY.SWTRIG Bit

ADC SYNCBUSY.SWTRIG get stuck to one after wake-up from Standby Sleep mode.

Workaround

Ignore ADC SYNCBUSY.SWTRIG status when waking up from Standby Sleep mode. ADC result can be read after INTFLAG.RESRDY is set. To start the next conversion, write a '1' to SWTRIG.START.

Affected Silicon Revisions

В	С			
Χ	Χ			

1.8.5 Effective Number of Bits

The ADC Effective number of Bits (ENOB) is 9.2 in this revision.

Workaround

None.



В	С			
Χ				

1.8.6 Power Consumption

Over consumption for up to 1.6 seconds on VDDANA when the ADC is disabled either manually or automatically.

Workaround

None.

Affected Silicon Revisions

В	С			
Χ				

1.8.7 SEQSTATE

In the ADC, the SEQSTATUS synchronization is not managed properly when the system comes out of Standby mode, leading to a wrong SEQSTATE value read in the first SEQSTATUS update of the sequence. This happens when the ADC is in SleepWalking mode and the conversion sequence is launched before a full wake up from Standby mode.

Workaround

Trigger the wake up of the chip before the conversion sequence is launched rather than when its result is ready.

Affected Silicon Revisions

В	С			
X	X			

1.9 Timer/Counter (TC)

1.9.1 SYNCBUSY Flag, TMR100-12

When clearing the STATUS.PERBUFV/STATUS.CCBUFVx flags, the SYNCBUSY.PER/SYNCBUSY.CCx flags are released before the PERBUF/CCBUFx registers are restored to their expected value.

Workaround

Successively clear the STATUS.PERBUFV/STATUS.CCBUFVx flags twice to ensure that the PERBUF/CCBUFx registers value is properly restored before updating it.

Affected Silicon Revisions

В	С			
X	X			

1.10 Timer/Counter for Control Applications (TCC)

1.10.1 Advance Capture Mode

Advance Capture mode (CAPTMIN CAPTMAX LOCMIN LOCMAX DERIVO) doesn't work if an upper channel is not in one of these modes, for example, when CC[0]=CAPTMIN, CC[1]=CAPTMAX, CC[2]=CAPTEN, and CC[3]=CAPTEN, CAPTMIN and CAPTMAX won't work.

Workaround

Basic Capture mode must be set in lower channel and advance Capture mode in upper channel.

Example: CC[0]=CAPTEN, CC[1]=CAPTEN, CC[2]=CAPTMIN, CC[3]=CAPTMAX



All capture will be done as expected.

Affected Silicon Revisions

В	С			
Χ	X			

1.10.2 SYNCBUSY Flag, TMR101-50

When clearing the STATUS.xxBUFV flag, SYNCBUSY is released before the register is restored to its appropriate value.

Workaround

To ensure that the register value is properly restored before updating this same register through xx or xxBUF with a new value, the STATUS.xxBUFV flag must be cleared twice.

Affected Silicon Revisions

В	С			
X	X			

1.10.3 MAX Capture Mode

In Capture mode while using max Capture mode, with the timer set in Up-Counting mode, if an input event occurred within two cycles before TOP, the value captured is zero instead of TOP.

Workaround

Two possible options are as follows:

- 1. If event is controllable, the capture event should not occur when counter is within 2 cycles before TOP value.
- 2. Use timer in down Counter mode and capture MIN value instead of MAX.

Affected Silicon Revisions

В	С			
Χ	X			

1.10.4 Dithering Mode

Using TCC in Dithering mode with external retrigger events can lead to unexpected stretch of right aligned pulses, or shrink of left aligned pulses.

Workaround

Do not use retrigger events or actions when TCC is configured in Dithering mode.

Affected Silicon Revisions

В	С			
X	X			

1.11 Serial Communication Interface (SERCOM)

1.11.1 USART in Auto-Baud Mode

In USART Auto-Baud mode, missing stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.

Workaround

None



В	С			
Χ	X			

1.11.2 SDA and SCL Fall Time

When configured in HS or FastMode+, SDA and SCL fall times are shorter than I²C specification requirement and can lead to reflection.

Workaround

When reflection is observed a 100 ohms serial resistor can be added on the impacted line.

Affected Silicon Revisions

В	С			
X	X			

1.11.3 SERCOM-USART: Overconsumption in Standby Mode

When SERCOM USART CTRLA.RUNSTDBY = 0 and the Receiver is disabled (CTRLB.RXEN = 0), the clock request to the GCLK generator feeding the SERCOM will stay asserted during Standby mode, leading to unexpected over consumption.

Workaround

Configure CTRLA.RXPO and CTRLA.TXPO to use the same SERCOM PAD for RX and TX, or add an external pull-up on the RX pin.

Affected Silicon Revisions

В	С			
X	X			

1.11.4 SERCOM I²C: Status Flag

The STATUS.CLKHOLD bit in Host and Client modes can be written whereas it is a read-only status bit.

Workaround

Do not clear the STATUS.CLKHOLD bit to preserve the current clock hold state.

Affected Silicon Revisions

В	С			
X	X			

1.12 Digital-to-Analog Converter (DAC)

1.12.1 STATUS.READY Bit

If CLK_APB_DAC is slower than GCLK_DAC, the STATUS.READY bit may never be set.

Workaround

Wait for INTFLAG.EMPTY to be one after enabling the DAC instead of waiting for STATUS.READY.

Affected Silicon Revisions

В	С			
Χ				

1.12.2 STATUS.READY is Not Cleared

If the DAC is enabled, STATUS.READY is not cleared during standby and will remain one after waking up, even though the DAC needs to reinitialize.



Workaround

Wait for INTFLAG.EMPTY to be one after enabling the DAC instead of waiting for STATUS.READY.

Affected Silicon Revisions

В	С			
Χ				

1.12.3 SYNCBUSY.ENABLE Bit

The SYNCBUSY.ENABLE bit is stuck at 1 after disabling and enabling the DAC when refresh is used.

Workaround

After the DAC is disabled in Refresh mode, wait for at least 30 us before re-enabling the DAC.

Affected Silicon Revisions

В	С			
X	X			

1.12.4 SYNCBUSY.DATA1 and SYNCBUSY.DATABUF1

For specific DAC configurations, the SYNCBUSY.DATA1 and SYNCBUSY.DATABUF1 may be stuck at 1.

Workaround

Do not use the Refresh mode and Events simultaneously for DAC1. If event is used, write data to DATABUF1 with no refresh. DAC0 is not limited by this restriction.

Affected Silicon Revisions

В	С			
X	X			

1.12.5 VOUT Value

The desired VOUT value may not be reached at the first DAC conversion after the device power-up or after wake-up from standby.

Workaround

Perform a second DAC conversion after power-up or wake-up from standby.

Table 1-1. Affected Silicon Revisions

В	С			
X	X			

1.12.6 DMA as Input to the DAC

When using the DMA as an input to the DAC, the previous target DAC VOUT value may not be reached when the DMA trigger 'DAC Empty' triggers a new DMA write to the DAC to start a new DAC conversion.

Workaround

Do not use the 'DAC Empty' DMA triggers to initiate a new DAC conversion from the DMA.

Affected Silicon Revisions

В	С			
Χ	X			



1.13 External Interrupt Controller (EIC)

1.13.1 EIC ASYNCH Register

Access to the EIC_ASYNCH register in 8-bit or 16-bit mode is not functional.

Workaround

- Writing in 8-bit mode will also write this byte in all bytes of the 32-bit word
- Writing higher 16-bits will also write the lower 16-bits
- Writing lower 16-bits will also write the higher 16-bits

The following two workarounds are available:

- Use 32-bit Write mode
- Write only lower 16-bits (This will write upper 16-bits also, but does not impact the application).

Table 1-2. Affected Silicon Revisions

В	С			
X	X			

1.13.2 Low Level or Rising Edge or Both Edges

When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEX) with the filter enabled (CONFIGn.FILTENX), a spurious flag might appear for the dedicated pin on the INTFLAG.EXTINT[x] register immediately the EIC is enabled using the CTRLA ENABLE bit.

Workaround

Clear the INTFLAG bit once the EIC is enabled and before enabling the interrupts.

Affected Silicon Revisions

В	С			
X	X			

1.13.3 NMI Configuration

Changing the NMI configuration (CONFIGn.SENSEX) on the fly may lead to a false NMI interrupt.

Workaround

Clear the NMIFLAG bit once the NMI has been modified.

Affected Silicon Revisions

В	С			
Χ	X			

1.13.4 Asynchronous Edge Detection

When the asynchronous edge detection is enabled, and the system is in Standby mode, only the first edge will generate an event. The following edges will not generate events until the system wakes up.

Workaround

Asynchronous edge detection does not work, instead use the synchronous edge detection (ASYNCH.ASYNCH[x]=0). To reduce power consumption when using synchronous edge detection, either set the GCLK_EIC frequency as low as possible or select the ULP32K clock (EIC CTRLA.CKSEL=1).

Affected Silicon Revisions

В С					
-----	--	--	--	--	--



X	X					
---	---	--	--	--	--	--

1.14 True Random Number Generator (TRNG)

1.14.1 Power Consumption in Standby Mode, MATH100-7

When TRNG is disabled, some internal logic could continue to operate causing an over consumption.

Workaround

Disable the TRNG module twice:

- TRNG -> CTRLA.reg = 0;
- TRNG -> CTRLA.reg = 0;

Affected Silicon Revisions

В	С			
X	X			

1.15 Event System (EVSYS)

1.15.1 Synchronous Path

Using synchronous, spurious overrun can appear with generic clock for the channel always on.

Workaround

- Request the generic clock on demand by setting the CHANNEL.ONDEMAND bit to '1'.
- · No penalty is introduced

Affected Silicon Revisions

В	С			
X	X			

1.15.2 Overrun Flag

The acknowledge between an event user and the EVSYS clears the CHSTATUS.CHBUSYn bit before this information is fully propagated in the EVSYS one GCLK_EVSYS_CHANNEL_n clock cycle later. As a consequence, any generator event occurring on that channel before that extra GCLK_EVSYS_CHANNEL_n clock cycle will trigger the overrun flag.

Workaround

For applications using event generators other than the software event, monitor the OVR flag.

For applications using the software event generator, wait one GCLK_EVSYS_CHANNEL_n clock cycle after the CHSTATUS.CHBUSYn bit is cleared before issuing a software event.

Affected Silicon Revisions

В	С			
Χ	X			

1.16 Device

1.16.1 Standby Entry

When the Systick interrupt is enabled and the standby back-bias option is set (STDBYCFG.BBIAS = 1), a hard fault can occur when the Systick interrupt coincides with the Standby entry.

Workaround

Disable the Systick interrupt before entering standby and re-enable it after wake-up.



В	С			
X	Χ			

1.17 BOD33

1.17.1 Hysteresis

The BOD33 hysteresis does not work if either an external reset or watchdog reset occurs when the supply voltage is between VBOD(min.) and VBOD(max.). If one of those resets occurs, the device will start operating if the supply voltage is below VBOD(max.) but above VBOD(min.) and the reset condition is lifted.

Workaround

Disable the BOD33/BODVDD hysteresis (BOD33.HYST = 0 or BODVDD.HYST = 0), and create a virtual hysteresis by configuring:

- The BOD33 threshold level at power-on (BOD_LEVEL) in the NVM User Row as the upper BOD threshold (VBOD(max.)).
- The SUPC BOD33.LEVEL/BODVDD.LEVEL bit field as the lower BOD threshold (VBOD(min.)).

Affected Silicon Revisions

В	С			
X	X			

1.18 NVMCTRL

1.18.1 Idle Mode Flash Corruption

In the following conditions:

- CPU is in Thread mode (CPU Core register PRIMASK = 1)
- CPU is in Idle Sleep mode
- Flash Power Reduction mode is enabled (CTRLB.SLEEPPRM = 0x0 or 0x1)

Upon wake-up, if the instruction following the WFI instruction is not prefetched or cached, the CPU read in Flash can be corrupted.

Workaround

Use any one of the following workarounds:

- Disable the Flash Power Reduction mode (CTRLB.SLEEPPRM = 0x3). This will affect the Standby Low-Power mode current consumptions.
- Relocate the WFI critical section in SRAM.

Affected Silicon Revisions

В	С			
Χ	X			



2. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001477C).

Note: Corrections in tables, registers, and texts are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

2.1 Absolute Maximum Ratings

Table 46-1 Absolute Maximum Ratings was updated with the following new information:

Symbol	Description	Min.	Max.	Units
V _{DD}	Power supply voltage	0	3,8	V
I_{VDD}	Current into a VDD pin	-	92 ⁽¹⁾	mA
I _{GND}	Current out of a GND pin	-	130 ⁽¹⁾	mA
V_{PIN}	Pin voltage with respect to GND and VDD	GND-0.3V	VDD+0.3V	V
T _{storage}	Storage temperature	-60	150	°C



3. Appendix A: Revision History

Revision F Document (06/2023)

The following errata were added in this revision:

NVMCTRL: 1.18.1 Idle Mode Flash Corruption

The following Silicon Clarifications were added in this revision:

Absolute Maximum Ratings

Revision E Document (09/2022)

The following errata were added in this revision:

- ADC: 1.8.7 SEQSTATE
- PORT: 1.6.3 PA24 and PA25 Pull-down Functionality
- BOD33: 1.17.1 Hysteresis

Revision D Document (05/2021)

Terminology for "Master" and "Slave" was updated to "Host" and "Client" respectively. This change may not be reflected in all associated Microchip Documentation. For additional information, contact a Microchip support and sales representative.

The following errata were added in this revision:

SERCOM I²C: Status Flag Reference

Revision C Document (01/2021)

The following errata were added in this revision:

- SERCOM-USART: Overconsumption in Standby Mode
- 1.17.1 Device : Standby Entry

Revision B Document (05/2019)

The following Errata were updated:

- SUPC: Buck Converter Mode
- TC
- Power Consumption in Standby Mode

Revision A Document (8/2018)

- This is the initial released version of this document, which lists the silicon errata issues
 documented in SAM L21 product data sheet (DS60001477A), hence this document supersedes
 the Chapter 51 of this data sheet.
- · Added silicon errata FDPLL Jitter.
- · Added silicon errata Buck Converter Mode.
- · Added silicon errata MAX Capture Mode.
- Added silicon errata VOUT Value.



The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
 Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information



in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.



GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2637-4

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
handler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
ww.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
oston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
estborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
hicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
l: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
x: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
ovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
ouston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
l: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
dianapolis	China - Xiamen		Tel: 31-416-690399
oblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
l: 317-773-8323	China - Zhuhai		Norway - Trondheim
x: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
l: 317-536-2380			Poland - Warsaw
s Angeles			Tel: 48-22-3325737
ssion Viejo, CA			Romania - Bucharest
l: 949-462-9523			Tel: 40-21-407-87-50
x: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
leigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
ew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
in Jose, CA			Tel: 46-8-5090-4654
l: 408-735-9110			UK - Wokingham
l: 408-436-4270			Tel: 44-118-921-5800
nnada - Toronto			Fax: 44-118-921-5820
			147, 17110 321-3020