

PolarFire FPGA USXGMII Design [\(Ask a Question\)](#)

Microchip's PolarFire® FPGAs and Ethernet IPs enable quick development of Ethernet solutions. In the 10G Ethernet segment, the Universal Serial 10G Media Independent Interface (USXGMII) IP core from Microchip enables building 10GBASE-R solutions on PolarFire FPGAs, the IP is compliant with *IEEE® 802.3ae*.

USXGMII provides the support for variable data-rates of 10G, 5G, 2.5G, and 1G based on the corresponding data-rate change at the downstream PHY. Implementing the solution on PolarFire FPGAs offer low-power advantages which include the low-power transceiver and FPGA fabric. The low-power advantage helps saving the power budget of the system.

The USXGMII Ethernet solution is implemented using the CORE10GMAC soft IP Media Access Control (MAC) core configured in XGMII mode, and CoreUSXGMII IP carries single network port over a single SerDes between the MAC and PHY (Aquantia PHY AQR107).

This document describes the Microchip PolarFire USXGMII design and how to run the demo using the PolarFire Video Kit, Microchip Daughter Card with Aquantia PHY (AQR107), and a USXGMII compliant network module.

PolarFire USXGMII demo design has the following features:

- 10G Ethernet MAC IP
- USXGMII IP that provides an XGMII interface with the MAC IP.
- Transceiver connected to a PHY daughter card through FPGA Mezzanine Card (FMC) at the system side.
- USXGMII compliant network module at the line side

The PolarFire Video Kit (DVP-102-000512-001) has the following features:

- A 300K LE FPGA (MPF300T, FCG1152)
- HDMI 1.4 transmitter (ADV7511) chipset and corresponding connector
- HDMI 2.0 with rail clamps, ReDrivers and corresponding connectors
- Dual camera sensor featuring IMX334 Sony image sensor
- Image sensor interface to support up to two MIPI CSI-2 cameras
- DSI Interface
- NVIDIA Jetson Interface (MIPI CSI-2 TX connector)
- A High Pin Count (HPC) FMC connector to connect to high-speed interfaces (like 12G-SDI and USXGMII)

For more information about this video kit, see www.microchip.com/en-us/development-tool/MPF300-VIDEO-KIT-NS.

Program the demo design using either of the following options:

- Using the pre-generated `.job` file: To program the device using the `.job` file provided along with the demo design files, see [Programming the Device Using FlashPro Express](#).
- Using Libero® SoC: To program the device using Libero SoC, see [Programming the Device Using Libero SoC](#).

Table of Contents

PolarFire FPGA USXGMII Design.....	1
1. Demo Requirements.....	3
2. Prerequisites.....	4
3. Demo Design Architecture.....	5
3.1. I/O Ports.....	5
3.2. Subsystem Components.....	6
3.3. Clocking Structure.....	10
3.4. Reset Structure.....	10
3.5. Resource Utilization.....	10
4. Setting Up the Demo.....	12
4.1. Setting Up the Hardware.....	12
4.2. Programming the PolarFire Device.....	13
5. Running the Demo.....	15
6. Appendix A: Running the Tcl Script.....	20
7. Revision History.....	21
Microchip FPGA Support.....	22
Microchip Information.....	22
The Microchip Website.....	22
Product Change Notification Service.....	22
Customer Support.....	22
Microchip Devices Code Protection Feature.....	22
Legal Notice.....	23
Trademarks.....	23
Quality Management System.....	24
Worldwide Sales and Service.....	25

1. Demo Requirements [\(Ask a Question\)](#)

The following table lists the resources required to run the USXGMII demo.

Table 1-1. Design Requirements

Requirement	Description
Hardware and Accessories	
PolarFire® video kit	MPF300-VIDEO-KIT-NS Kit Contents: <ul style="list-style-type: none"> • PolarFire Video and Imaging board with MPF300T-1FCG1152E Device • Dual Camera Sensor board – VIDEO-DC-DUALCAM • HDMI cable • 12V power pack/AC adapter • USB 2.0 A male to mini-B
Aquantia PHY Daughter Card	—
Spirent TestCenter	<ul style="list-style-type: none"> • An Ethernet test module for 10GbE USXGMII compliant traffic generation and error analysis • Chassis Model: SPT - N4U
USB A to mini-B cable	For FPGA programming (Available with the PolarFire Video kit)
Category 6 (Cat 6) cables with RJ45 connectors	Two cables are required for the following purposes: <ul style="list-style-type: none"> • Connecting PHY daughter card and test module • Connecting Host PC to LAN
Host PC	A host PC with USB port
Software	
FlashPro Express	v2024.1
Test module Software	4.69.9486
Serial Emulation Terminal	TeraTerm or PuTTY

2. Prerequisites [\(Ask a Question\)](#)


Before you begin, follow these steps:

- Download the design files from the following link: [AN5488: PolarFire FPGA USXGMII Design](#)
- Download the test module software v4.69.9486 from Spirent TestCenter
- Download and install Libero® SoC Design Suite from [Libero SoC Software Downloads](#)
- Download and install SoftConsole from [SoftConsole Software Downloads](#)

3. Demo Design Architecture [\(Ask a Question\)](#)

The following figure shows the architecture of the demo design.

Figure 3-1. USXGMII Design Architecture



The design loops back the XGMII traffic generated by the test module as per the following steps:

1. The data generated by the test module passes through the Aquantia PHY (AQR107) and is received by the PolarFire transceiver inside the FPGA through FMC.
2. The PolarFire transceiver RX converts the serial data stream into parallel data and clock, which is sent to the CoreUSXGMII RX interface. The data is downscaled at the CoreUSXGMII RX interface based on the data-rate set during Auto-Negotiation.
3. CoreUSXGMII RX sends the data to the Ethernet MAC RX (Core10GMAC), which loops back the XGMII data and RX control signals using a FIFO logic implemented in RTL.
4. The looped back data passes through Core10GMAC TX, CoreUSXGMII TX (data upscaling), PF_XCVR TX, and the Aquantia PHY, and received by the test module.
5. The received packets are analyzed for throughput rate and errors using the test module software.

3.1 I/O Ports [\(Ask a Question\)](#)

The following table lists the important I/O ports of the USXGMII Libero hardware design.

Table 3-1. I/O Ports

Port Name	Direction	Description
TMS	Input	JTAG signals interfaced to the Mi-V soft processor for debugging
TRSTB	Input	
TDI	Input	
TCK	Input	
TDO	Output	
REF_CLK_PAD_P_0	Input	148.5 MHz reference clock received from the on-board LVDS oscillator. This reference clock is used to generate clocks for the fabric and DRI interface.
REF_CLK_PAD_N_0		
PHY_RSTN_OUT	Input	Active-high reset signal from external PHY. This signal indicates that the external PHY is powered-up.

.....continued

Port Name	Direction	Description
LANE0_RXD_P	Input	Receive lane of the Transceiver to receive the serial data through the FMC from the external PHY. These pads are connected to the receive pins of the FMC.
LANE0_RXD_N		
LANE0_TXD_P	Output	Transmit lane of the Transceiver to transmit the serial data through the FMC to the external PHY. These pads are connected to the transmit pins Transceiver.
LANE0_TXD_N		
REF_CLK_PAD_P	Input	Reference clocks received from the external PHY card
REF_CLK_PAD_N		
SYSRESTN	Input	Active-low system reset. Asserted by pressing the on-board AL27 push button.
TX	Input	UART interface to the FPGA from the Host PC
RX	Output	UART interface to the Host PC from the FPGA
PHY_MDIO	Input/Output	Management Data IO Interface for accessing the external PHY registers
PHY_MDC	Output	Management Data IO clock fed to the external PHY
PHY_RST	Output	Active-high reset signal to the external PHY

3.2 Subsystem Components [\(Ask a Question\)](#)

The following sections describe the subsystems used in the design:

- [Core10GMAC](#)
- [CoreUSXGMII](#)
- [PF_XCVR_ERM](#)
- [Mi-V Processor Subsystem](#)
- [FIFO Logic](#)
- [PF_TX_PLL](#)
- [PF_XCVR_REF_CLK](#)
- [PF_CCC](#)

3.2.1 Core10GMAC [\(Ask a Question\)](#)

The Core10GMAC IP is the 10 Gbps Ethernet MAC that transmits and receives the Ethernet packets.

Core10GMAC is configured for XGMII mode with a core data width of 64 bits. Core data width is the width of the data path connected to the USXGMII IP. The system data width, that is, the width of the interface to the user logic, is configured as 64 bits. In this demo, the FiFo_wrapper_Top module provides this interface. The TX and RX Pause features are disabled, and both the MAC TX FIFO depth and MAC RX FIFO depth are set to 256.

The Core10GMAC IP is configured using Mi-V soft processor and is covered in-detail in the Mi-V subsystem section. For information about the features and registers of Core10GMAC, see [Core10GMAC User Guide](#).

3.2.2 CoreUSXGMII [\(Ask a Question\)](#)

The CoreUSXGMII IP provides an XGMII interface between MAC and transceiver, and adapts the Ethernet frames to/from MAC, based on the Auto-Negotiated data-rate using data downscaling or upscaling logic in the RX and TX interface.

CoreUSXGMII is configured using the Mi-V soft processor. For information about the features and registers of CoreUSXGMII, see [CoreUSXGMII Handbook](#).

3.2.3 PF_XCVR_ERM [\(Ask a Question\)](#)


The PF_XCVR IP provides the 10GBASE-R physical interface for data transfers. PF_XCVR is configured for 64b/66b encoding/decoding with scrambler/descrambler enabled with a PCS interface width of 64 bits to the COREUSXGMII.

The PolarFire high-speed transceiver (PF_XCVR) is a hard IP block and supports data rates from 250 Mbps to 12.5 Gbps. In this demo, PF_XCVR is configured for the data-rate of 10312.5 Mbps. It is configured with a CDR reference clock of 156.25 MHz with Lock to data selected as the CDR lock mode.

3.2.4 Mi-V Processor Subsystem [\(Ask a Question\)](#)

The Mi-V processor subsystem configures Core10GMAC and CoreUSXGMII through Advanced High-performance Bus-Advanced Peripheral Bus (AHB-APB) interface. It also communicates with external AQR107 PHY through CoreGPIO which provides the MDIO clause 45 interface implemented in the firmware.

Figure 3-2. Mi-V Subsystem



MIV_RV32IMA_L1_AHB Configurator sets the Reset Vector Address to 0x80000000, as shown in the preceding figure. This is the address which the processor starts executing after a reset. The processor's main memory must be accessible to Mi-V AHB memory interface whose memory-mapped address ranges from 0x80000000 to 0x8FFFFFFF. The Mi-V memory interface supports cached transactions, whereas Mi-V MMIO interface does not support them.

Mi-V subsystem communicates to the IP block using the following interfaces:

- Core10GMAC: Mi-V (AHB initiator) > CoreAHBlite (AHB initiator) > CoreAHB_to_APB3 (APB initiator) > Core10GMAC (APB target). The following table lists the registers configured by Mi-V subsystem.

Table 3-2. Core10GMAC Registers

Register Address	Offset	Bit	Binary value
MAC TX Config Register (0xA)	0x3	cfg_sys_mac_tx_en	1
	0x4	sys_mac_tx_fcs_ins	1
MAC RX Config Register (0xB)	0x0	mac_rx_fcs_remove	1
	0x3	cfg_sys_mac_rx-en	1

- CoreUSXGMII: Mi-V (AHB initiator) > CoreAHBlite (AHB initiator) > CoreAHB_to_APB3 (APB initiator) > CoreUSXGMII (APB target). Registers configured by Mi-V subsystem are listed in the following table.

Table 3-3. CoreUSXGMII Registers

Register	Offset	Description
USXGMII-CONTROL_REG	0x0	Control: Enables/Disables the USXGMII Auto negotiation function
USXGMII_STATUS_REG	0x4	Status: Indicates the link status along with auto negotiation status
USXGMII_AN_ADV	0x8	Auto Negotiation Advertise: Configures the mode of operation and configures the speed selection
USXGMII_AN_LP_ADV	0xC	Auto Negotiation Link Partner Base Page Ability: Read Only register indicates the link partners USXGMII configuration

- CoreUARTAPB: Mi-V (AHB initiator) > CoreAHBlite (AHB initiator) > CoreAHB_to_APB3 (APB initiator) > CoreUARTAPB (APB target).
- Aquantia PHY (AQR107): Mi-V (AHB initiator) > CoreAHBlite (AHB initiator) > CoreAHB_to_APB3 (APB initiator) > CoreGPIO (APB target). The following table lists the registers configured by Mi-V subsystem.

Table 3-4. PHY Registers

Register	Offset	Description
PHY REGISTER	0x4	Enables/Disables/re-start Auto Negotiation Note: For information about the features and registers of Aquantia PHY, see <i>AQR107 Handbook</i> .

- PF_SRAM: The PolarFire system controller initializes the LSRAMs with user application and releases the system reset.

3.2.5 FIFO Logic [\(Ask a Question\)](#)

The FIFO interface logic loops back the CORE10GMAC RX data to TX data. FiFo_wrapper_Top is a user-defined RTL module, which uses the CoreFIFO IP to loop the MAC RX packet interface to the MAC TX packet interface.

3.2.6 PF_TX_PLL [\(Ask a Question\)](#)

The PF_TX_PLL IP generates the bit clock required for the transceiver.

The PolarFire Transmit PLL (PF_TX_PLL) is a hard IP block that provides a bit clock and a reference clock to the transceiver block. The transmit PLL is configured with a reference clock of 156.25 MHz and generates an output clock of 10312.5 Mbps.

3.2.7 PF_XCVR_REF_CLK [\(Ask a Question\)](#)

PF_XCVR_REF_CLK generates the fabric clock and the reference clock for the transceiver and the TX_PLL. The transceiver reference clock (PF_XCVR_REF_CLK) is a hard IP block that provides a reference clock (REF_CLK) of 156.25 MHz to the transmit PLL and a fabric reference clock


(FAB_REF_CLK) which is provided as input to the Clock Conditioning Circuit (CCC) to generate the PCLK (for configuration) and I_SYS_CLK of CORE10GMAC.

3.2.8 PF_CCC [\(Ask a Question\)](#)

The PF_CCC IP instances provide the required clock frequency for CoreUSXGMII, Core10GMAC, and FIFO logic. The PolarFire Clock Conditioning Circuitry (CCC) block sources an input clock of 148.5 MHz from the FAB_REF_CLK signal (output of PF_XCVR_REF_CLK) and generates a 50 MHz clock at OUT0 and 156.25 at OUT1. The OUT0 port of CCC is used for the configuration and OUT1 is used for the user logic in the design.

Mi-V soft processor receives speed information from configuring the PF_CCC instantiations through the DRI interface, see the following figure.

Figure 3-3. Mi-V Soft Processor - DRI - PF_CCC Interface



The following table lists the clocks generated by PF_CCC instantiations used for generating RX and TX clocks for USXGMII and Core10GMAC.

Table 3-5. USXGMII and Core10GMAC Clock Sources

PF_CCC Instance	Input Source	Output Clocks
CCC_XCVR_Rx_Ref_0	XCVR_RX_CLK	USXGMII_core_rx_clk Core10GMAC_licore_rx_clk
PF_CCC_0	PF_XCVR_REF_CLK_1	USXGMII_core_tx_clk Core10GMAC_licore_tx_clk

For more information, see [Clocking Structure](#).

3.2.9 PF_INIT_MONITOR [\(Ask a Question\)](#)

The PF_POWER_INIT block ensures that the device is powered up in a systematic way. The process of powering up the device includes three steps:

1. Power-on reset

2. Programmed device boot
3. Design initialization


During design initialization, the transceiver configuration is initialized using the data stored in the non-volatile memory. The output of the PF_POWER_INIT block is ANDed with the resets used in the design to reset entire logic.

3.3 Clocking Structure [\(Ask a Question\)](#)

The following figure shows the clocking structure of the PolarFire USXGMII design and consists of the following clock domains:

- **On-chip 160 MHz RC Oscillator:** Drives PF_XCVR_ERM_C0:XCVR_CTRL_CLK
- **PF_XCVR_REF_CLK_C0:** Generates reference clock required for the PF_DRI_C0 block
- **PF_XCVR_REF_CLK_1:** Generates reference clocks required for:
 - Driving Transceiver CDR reference clock used to derive the RX clocks for Transceiver, USXGMII, and Core10GMAC blocks.
 - Driving TX clocks for USXGMII and Core10GMAC blocks.

Figure 3-4. Clocking Structure



3.4 Reset Structure [\(Ask a Question\)](#)

The Reset structure is implemented in the `clock_reset_subsystem` SmartDesign file in the Libero design. This SmartDesign module generates the following reset signals:

- **FABRIC_RESET_N:** To reset the Mi-V_Subsystem. FABRIC_RESET_N is asserted when the SYSRESET_N, PHY_RST_OUT, DEVICE_INIT_DONE, and PLL_LOCK signals are asserted. PHY_RST_OUT is asserted when the external PHY is powered up.
- **XCVR_PCS_PMA_RESET** and **PHY_RST:** To reset the PolarFire Transceiver (PF_XCVR_ERM) PMA and PCS. XCVR_PCS_PMA_RESET and PHY_RST are asserted when SYSRESETN and DEVICE_INIT_DONE signals are asserted.

The Mi-V Subsystem generates the following reset signals after reset:

- **EXT_RST:** To reset FIFO, USXGMII blocks.
- **MAC_RST:** To reset Core10GMAC block using the CoreGPIO APB interface.

3.5 Resource Utilization [\(Ask a Question\)](#)

The following table lists the resource utilization of the UXSGMII design on the MPF300T device. This report is derived after Place and Route.

Table 3-6. USXGMII Resource Utilization

Element	Used	Total	Percentage
4LUT	28329	299544	9.46
DFF	22681	299544	7.57
Logic Elements	32592	299544	10.88

4. Setting Up the Demo [\(Ask a Question\)](#)

This section describes steps to successfully set up the hardware and program the FPGA.

Setting up the demo involves the following steps:

- [Setting Up the Hardware](#)
- [Programming the Device Using FlashPro Express](#)

4.1 Setting Up the Hardware [\(Ask a Question\)](#)

This section describes how to connect all of the components required to run the demo.

To set up the hardware, follow these steps:

1. Connect the test module device to a LAN using the Cat 6 cable.
2. Connect the Host PC to the same LAN using the Cat 6 cable.
3. Connect the host PC and the video kit through **J12** of the video kit using the USB mini cable.
4. Insert the Aquantia PHY daughter card on the FMC connector of video kit.
5. Connect the Aquantia PHY daughter card and the test module using the Cat 6 cable. At the test module side use the 10Gbe variable data-rate port (for example, port 9).
6. Connect the power supply cable to **J20** of the video kit.
7. Ensure that the following jumper settings are set on the video kit.


Table 4-1. Jumper and Switch Settings

Jumper	Default Position	Functionality
J15	Open	SPI Target and Initiator mode selection. By default, SPI initiator.
J17	Open	100K PD for TRSTn. By default, 1K PD is connected.
J19	Pin 1 and 2	Default: XCVR_VREF is connected to GND.
J28	Pin 1 and 2	Default: Programming through the FTDI.
J24	Pin 2 and 4	Default: VDDAUX4 voltage is set to 3V3.
J25	Pin 5 and 6	Default: Bank4 voltage is set to 1V8.
J36	Pin 1 and 2	Default: Board power-up through the SW4.
SW4	OFF (Pin 2-3 and 5-6 Positions)	Power ON/OFF switch.
SW6	OFF	User slide switch. Default position: OFF.
J20	12V Input	12V input to the board.

8. Power-up the Host PC and test module.
9. Power-up the video kit using the **SW4** slide switch.

The PolarFire USXGMII hardware is setup as shown in [Figure 4-1](#). To program the PolarFire device, see the [Programming the PolarFire Device](#) section.

Figure 4-1. Board Setup



4.2 Programming the PolarFire Device [\(Ask a Question\)](#)

The PolarFire device can be programmed using any of the following methods:

- [Programming the Device Using FlashPro Express](#)
- [Programming the Device Using Libero SoC](#)

4.2.1 Programming the Device Using FlashPro Express [\(Ask a Question\)](#)

This section describes how to program the PolarFire device with the `.job` file using FlashPro Express. The `.job` file is downloaded using the following link:

www.microchip.com/en-us/application-notes/AN5488

To program the PolarFire device with the `.job` file, follow these steps:

1. On the host PC, start the FlashPro Express software from its installation directory.
2. To create a new job project, select **New** or **New Job Project from FlashPro Express Job** from **Project** menu.
3. Enter the following details in the New Job Project from FlashPro Express Job dialog box:
 - Programming the job file: Click **Browse** and navigate to the location where the `.job` file is located and select the file. The default location is:
`<$Download_Directory>\mpf_an5488_v2024p1_df\Programming_job`
 - **FlashPro Express job project location**: Select **Browse** and navigate to the location where you want to save the project.
4. Click **OK**. The required programming `.job` file is selected and ready to be programmed in the device.
5. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click **Refresh/Rescan Programmers**.
6. Click **RUN** to program the device. When the device is programmed successfully, a **RUN PASSED** status is displayed. See [Running the Demo](#).

4.2.2 Programming the Device Using Libero SoC [\(Ask a Question\)](#)

The PolarFire device is programmed using Libero[®] SoC. The Libero SoC project is completely built and run from Synthesis, Place and Route, Timing Verification, FPGA Array Data Generation, Design and Memory Initialization, Bitstream Generation, and FPGA Programming.

To program the PolarFire device, the Libero project must be opened in Libero SoC and the following steps must be re-run:

- **Design and Memory Initialization:** In this step, the following options are selected:
 - Storage type (sNVM, μ PROM, or SPI Flash) for the initialization client to initialize the designated fabric RAM block.
 - Generating the initialization client by selecting the user application file (.hex).
- **Bitstream Generation:** In this step, the STAPL file is generated for the PolarFire device.
- **FPGA Programming:** In this step, the PolarFire device is programmed using the STAPL file.

To program the PolarFire device using the Libero project, follow these steps:

1. Launch **Libero SoC**.
2. Open the Libero project which is generated using TCL Scripts by selecting the `Libero_Project.prjx` file from following location:
`<$Design_Files_Directory>\mpf_an5488_v2024p1_df\TCL_Scripts\Libero_Project`
3. Select the **Design Initialization Data and Memories**.
4. Select the **Logical RAM Instance**.
5. Select the **Storage Type**.
6. Select the **Import** option to import user application file.
7. Select the application file.
8. Apply the configuration.
9. Select the **Generate Design Initialization Data** option.
The design initialization data is generated.
10. Select the **Generate Bitstream** option to the generate bit stream for the PolarFire device.
11. Select the **Run PROGRAM Action** to program the PolarFire device.

The PolarFire device is now programmed.

5. Running the Demo [\(Ask a Question\)](#)

This section describes steps to successfully run the demo and observe the Ethernet packets transmitted and received by the Ethernet test module. The following points describe the overview of the demo:

- The test module initiates the Ethernet traffic on the line. On the system side, the FPGA configures the AQR107 PHY. Then, Auto Negotiation (AN) packets are passed to CoreUSXGMII through AQR107 PHY and the auto negotiation is completed at the system side.
- The Ethernet traffic is received at USXGMII through XCVR lane which is connected to AQR107 PHY on 10G daughter board. Ethernet Packets are looped back at the USER FIFO located at CORE10GMAC system interface.
- The test module receives the packets from AQR107 PHY through Cat6 cable and checks for CRC errors. It displays the number of packets transmitted, received, errors received, and the line throughput.




Important: Before running the demo:

- Ensure that the demo hardware is setup as described in [Setting Up the Demo](#).
- The user must know how to launch the test module software on the Host PC, discover the test module, and use the test module software.

To run the USXGMII demo, follow these steps:


1. Configure the test module for 10GBASE-T advertisement using the test module software.

Figure 5-1. 10GBASE-T Advertisement



2. Launch TeraTerm with the 3rd FlashPro5 Port and 115200 Baud rate.

Figure 5-2. TeraTerm Configuration



3. Reset the design or power cycle the video board.
4. Observe the UART messages for the completion of PHY initialization, AN enabled between the external PHY and USXGMII, MAC configuration, and the 10G clock configured message.

Figure 5-3. UART Message - 1

```

*****
Welcome to 10GMAC-USXGMII-AQR107 PHY Configurator
*****
Initializing System side AN for AQR107 PHY...
AQR107 PHY initialised
AN enabled in CoreUSXGMII

*****
Clocks configured for 10G data rate
*****
Configuring MAC....
Done Configuring MAC?

0. Quit
1. Read USXGMII registers
Select an option

```


5. Observe the 10G traffic transmitted and received by the test module.

Figure 5-4. 10G Traffic Report

Port Traffic and Counters > Basic Traffic Results Change Result View 1 of 1							
Basic Counters	Errors	Triggers	Protocols	Undersize/Oversize/Jumbo	PFC Counters	User Defined	Ad < >
Port Name	Total Tx Count (Frames)	Total Rx Count (Frames)	Rx FCS Error Frame Count (Frames)	Generator CRC Error Count			
▶ Port //1/9	12,348,968	12,348,968	0	0			


6. Configure the test module for 5GBASE-T advertisement.

Figure 5-5. 5GBASE-T Advertisement



7. Observe the clocks configured message for 5G data-rate on the TeraTerm.

Figure 5-6. UART Message -2



8. Observe the 5G traffic transmitted and received by the test module.


Figure 5-7. 5G Traffic Report

Port Traffic and Counters > Basic Traffic Results | Change Result View | 1 of 1

Basic Counters	Errors	Triggers	Protocols	Undersize/Oversize/Jumbo	PFC Counters	User Defined	Ad < >
Port Name	Total Tx Count (Frames)	Total Rx Count (Frames)	Rx FCS Error Frame Count (Frames)	Generator CRC Error Count			
Port //1/9	12,604,484	12,604,484	0	0			

9. Configure the test module for 2.5BASE-T advertisement.

Figure 5-8. 2.5GBASE-T Advertisement



10. Observe the clocks configured message for 2.5G data-rate on the TeraTerm.

Figure 5-9. UART Message - 3

```

Initializing System side AN for AQR107 PHY...
AN enabled in CoreUSXGMII
*****
Clocks configured for 2.5G data rate
*****
Configuring MAC.....
Done Configuring MAC!

0. Quit
1. Read USXGMII registers
Select an option
    
```

11. Observe the 2.5G traffic transmitted and received by the test module.

Figure 5-10. 2.5G Traffic Report

Port Traffic and Counters > Basic Traffic Results Change Result View							
Basic Counters	Errors	Triggers	Protocols	Undersize/Oversize/Jumbo	PFC Counters	User Defined	Adv < >
Port Name	Total Tx Count (Frames)	Total Rx Count (Frames)	Rx FCS Error Frame Count (Frames)	Generator CRC Error Count			
Port //1/9	4,442,491	4,442,491	0	0			

12. Configure the test module for 1000BASE-T advertisement.

6. Appendix A: Running the Tcl Script [\(Ask a Question\)](#)

Tcl scripts are provided in PolarFire Video Kit Reference Design.

To run Tcl, follow these steps:

1. Launch the Libero software.
2. Click **Project > Execute Script**.
3. In the downloaded <\$Download_Directory>\mpf_an5488_v2024p1_df\TCL_Scripts directory, select `script.tcl`.
4. Click **Run**.

After successful execution of the Tcl script, the Libero project is created within the TCL_Scripts directory.

For more details about the folder structure of `mpf_an5488_v2024p1_df` and Tcl scripts and commands, see the `TCL_Scripts_readme.txt` and [Tcl Commands Reference Guide](#). Contact Technical Support for any queries about running the Tcl script.

7. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

Table 7-1. Revision History

Revision	Date	Description
A	08/2024	The following is the list of changes in revision A of the document: <ul style="list-style-type: none">• The document was migrated to Microchip template.• The document number was updated to DS00005488A from 50200885.• The document ID was updated to AN5488 from DG0885.
1.0	12/2019	Initial release.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0118-0

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p>	<p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p>	<p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p>	<p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Hod Hasharon Tel: 972-9-775-5100</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>