

Introduction

The ATxmega128A1U/64A1U devices you have received conform functionally to the current device data sheet (www.microchip.com/DS40002058), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the ATxmega128A1U/64A1U devices.

Note:

- This document summarizes all the silicon errata issues from all silicon revisions, previous and current

1. Silicon Issue Summary

- Erratum is not applicable.
- X Erratum is applicable.

Peripheral	Short Description	Valid for Silicon Revision
		Rev. L ⁽¹⁾
Device	2.2.1. Register ANAINIT in MCUR Will Always Read as Zero	X
	2.2.2. Internal 1V Reference has Noise at Low Temperature	X
System Clock	2.3.1. Enabling DFLL With Illegal Reference Oscillator Will Lock the Clock System	X
	2.3.2. XOSCPWR Configuration is Non-Functional	X
AWeX	2.4.1. AWeX PWM Output After Fault Restarted With Wrong Values	X
	2.4.2. Configuration of PGM and CWCM is not as Described in XMEGA AU Manual	X
RTC	2.5.1. RTC Counter Value not Correctly Read After Sleep	X
	2.5.2. RTC Clock Output Option is Non-Functional	X
USB	2.6.1. USB, When Receiving 1023 Byte Length Isochronous Frame, it Will Corrupt the 1024th SRAM Location	X
	2.6.2. USB Endpoint Table is 16-byte Alignment	X
	2.6.3. USB Auto ZLP Feature is Non-Functional	X
TWI	2.7.1. TWI, SDAHOLD Configuration in the TWI CTRL Register is one bit	X
USART	2.8.1. Disabling the USART Transmitter Does not Automatically set the TxD Pin Direction to Input	X
ADC	2.9.1. ADC has Increased INL Error in When Used in SE Unsigned Mode at Low Temperatures	X
	2.9.2. ADC is Non-Functional in SE Unsigned Mode With VREF Below 1.8V	X
	2.9.3. ADC has Increased Linearity Error When Using the Gain Stage Above 500 ksps	X
DAC	2.10.1. DAC Offset Calibration Range too Small When Using AVCC as Reference	X
	2.10.2. DAC Clock Noise	X

Note:

1. This revision is the initial release of the silicon.

2. Silicon Errata Issues

2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

2.2 Device

2.2.1 Register ANAINIT in MCUR Will Always Read as Zero

The ANAINIT register in the MCUR module will always be read as zero, even if written to a value. The actual content of the register is correct.

Work Around

Do not use software that reads these registers to get the Analog Initialization configuration.

Affected Silicon Revisions

Rev. L
X

2.2.2 Internal 1V Reference has Noise at Low Temperature

The internal 1.0V reference for the ADC and DAC has increased noise at low temperatures. The noise can result in INL numbers up to +/-20 LSB at temperatures below 0°C.

Work Around

For the ADC, use oversampling to reduce noise. For the DAC, use external filter to reduce the noise.

Affected Silicon Revisions

Rev. L
X

2.3 System Clock and Clock Options

2.3.1 Enabling DFLL With Illegal Reference Oscillator Will Lock the Clock System

If selecting an external crystal as a reference for DFLL, but no crystal is connected, and DFLL is enabled, the DFLL will be locked until a reset is issued.

Work Around

Do not enable DFLL before the reference clock is present, enabled and ready.

Affected Silicon Revisions

Rev. L
X

2.3.2 XOSCPWR Configuration is Non-Functional

The Crystal oscillator drive (XOSCPWR) option in the XOSC Control register is non-functional.

Work Around

None.

Affected Silicon Revisions

Rev. L
X

2.4 AWeX – Advanced Waveform eXtension

2.4.1 AWeX PWM Output After Fault Restarted With Wrong Values

When recovering from the fault state, the PWM output will drive wrong values to the port for up to two $\text{CLK}_{\text{PER}} + \text{one CLK}_{\text{PER4}}$ cycles.

Work Around

The following sequence can be used in Latched mode:

1. Disable DTI outputs (Write DTICxEN to 0).
2. Clear fault flag.
3. Wait for overflow.
4. Re-enable DTI (Write DTICxEN to 1).
5. Set pin direction to output.

The above will remove the glitch, but the following period will be shorter. Follow the same procedure in a Cycle-by-cycle mode as long as the Pattern Generation Mode is not enabled.

For Pattern Generation Mode, there is no work around.

Affected Silicon Revisions

Rev. L
X

2.4.2 Configuration of PGM and CWCM is not as Described in XMEGA AU Manual

The configuration of a mutual waveform channel mode (CWCM) and pattern generation mode (PGM) is not as described in the *XMEGA AU manual*.

Work Around

Configure PWM and CWCM according to the following table.

Table 2-1. PWM and CWCM Configuration

PGM	CWCM	Description
0	0	PGM and CWCM disabled
0	1	PGM enabled
1	0	PGM and CWCM enabled
1	1	PGM enabled

Affected Silicon Revisions

Rev. L
X

2.5 RTC - 16-bit Real-Time Counter

2.5.1 RTC Counter Value not Correctly Read After Sleep

If a real-time counter (RTC) interrupt is used to wake up the device from sleep, and bit 0 of the RTC count register (CNT) has the same value as when the device entered a sleep mode, CNT will not be read correctly during the first prescaled RTC clock cycle after wakeup. The read value will be the same as the value in the register when entering sleep.

Work Around

Wait at least one prescaled RTC clock cycle before reading CNT.

Affected Silicon Revisions

Rev. L
X

2.5.2 RTC Clock Output Option is Non-Functional

The real-time counter (RTC) as a clock output option is non-functional, and setting the RTCOUT bit in the clock and event out register (CLKEVOUT) will have no effect.

Work Around

None.

Affected Silicon Revisions

Rev. L
X

2.6 USB – Universal Serial Bus Interface**2.6.1 USB, When Receiving 1023 Byte Length Isochronous Frame, it Will Corrupt the 1024th SRAM Location**

When USB is configured for isochronous operation and 1023 bytes data payload size, the 1024th RAM location directly after the endpoint RAM buffer will be corrupted.

Work Around

Allocate 1024 bytes RAM buffer when using a 1023 isochronous endpoint. This workaround is implemented in all USB software and source code from Microchip in the AVR Software Framework.

Affected Silicon Revisions

Rev. L
X

2.6.2 USB Endpoint Table is 16-byte Alignment

The USB endpoint table uses 16-byte alignment instead of 16-bit alignment.

Work Around

Align the endpoint configuration table pointer in SRAM to a 16-byte. This workaround is implemented in all USB software and source code from Microchip in the AVR Software Framework.

Affected Silicon Revisions

Rev. L
X

2.6.3 USB Auto ZLP Feature is Non-Functional

The Auto ZLP feature is non-functional and can not be used.

Work Around

None.

Affected Silicon Revisions

Rev. L
X

2.7 TWI – Two-Wire Interface

2.7.1 TWI, SDAHOLD Configuration in the TWI CTRL Register is one bit

The SDAHOLD configuration in the TWI Control (CTRL) register is one bit. Due to this, the SDA hold time can be configured for a maximum of ~50 ns when enabled. Configuring for a longer hold time will have no effect.

Work Around

It must be handled in software if a longer SDA hold time than 50 ns is required.

Affected Silicon Revisions

Rev. L
X

2.8 USART – Universal Synchronous and Asynchronous Receiver and Transmitter

2.8.1 Disabling the USART Transmitter Does not Automatically set the TxD Pin Direction to Input

If the USART transmitter is idle with no frames to transmit, setting TXEN to zero will not automatically set the TxD pin direction to input.

Work Around

The TxD pin direction can be set to input using the Port pin direction to input using the port Direction (DIR) register. When the port pin direction is input, it will be immediate and ongoing transmissions will be truncated.

Affected Silicon Revisions

Rev. L
X

2.9 ADC – 12-bit Analog to Digital Converter

2.9.1 ADC has Increased INL Error in When Used in SE Unsigned Mode at Low Temperatures

When using the ADC on Single-Ended (SE) unsigned mode, INL error increases up to +/- 5LSB in temperatures below -20°C.

Work Around

Use the ADC in single ended-signed mode.

Affected Silicon Revisions

Rev. L
X

2.9.2 ADC is Non-Functional in SE Unsigned Mode With VREF Below 1.8V

When using the ADC on single-ended unsigned mode, and V_{REF} is below 1.8V, INL and DNL error is increased above +/- 10 LSB, i.e., the ADC has missing codes under this condition.

Work Around

Use the ADC in single ended-signed mode.

Affected Silicon Revisions

Rev. L
X

2.9.3 ADC has Increased Linearity Error When Using the Gain Stage Above 500 kps

The INL error for the gain stage is increased to above 20 LSB for a sampling speed exceeding 500 kps.

Work Around

None.

Affected Silicon Revisions

Rev. L
X

2.10 DAC – 12-bit Digital to Analog Converter**2.10.1 DAC Offset Calibration Range too Small When Using AVCC as Reference**

If using AVCC as a reference, the DAC offset calibration will not remove the offset error. Offset could be up to 100 LSB after calibration.

Work Around

Offset adjustment must be partly handled in software.

Affected Silicon Revisions

Rev. L
X

2.10.2 DAC Clock Noise

The system clock is visible as clock noise on the output of the DAC. Peak-to-peak noise is in the 0.7-1.6 mV at 2 MHz and 0.05-0.1 mV at 32 MHz range. If the external clock is used as a system clock, the noise is up to three times higher.

Work Around

Add an external low-pass filter to remove the noise.

Affected Silicon Revisions

Rev. L
X

3. Data Sheet Clarifications

Note the following typographic corrections and clarifications for the latest version of the device data sheet (www.microchip.com/DS40002058).

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

3.1 Errata Section in Data Sheet is no Longer Valid

A clarification for the Errata section in the device data sheet has been made.

The errata content has been moved to a separate document, *ATxmega128A1U/64A1U Silicon Errata and Data Sheet Clarifications* (this document).

See the *Silicon Errata Issues* section of this document for the latest errata.

3.2 Ordering Information

3.2.1 Ordering Information

A clarification has been made to the table **Package Type** for all devices with 100C1 package.

Ordering Code	Flash (bytes)	EEPROM (bytes)	SRAM (bytes)	Speed (MHz)	Power Supply	Package ⁽¹⁾⁽²⁾⁽³⁾	Temp.
ATxmega128A1U-AU	128K + 8K	2K	8K	32	1.6 - 3.6V	100A	-40°C - 85°C
ATxmega128A1U-AUR ⁽⁴⁾	128K + 8K	2K	8K				
ATxmega64A1U-AU	64K + 4K	2K	4K				
ATxmega64A1U-AUR ⁽⁴⁾	64K + 4K	2K	4K				
ATxmega128A1U-CU	128K + 8K	2K	8K			100C1 ⁽⁵⁾	
ATxmega128A1U-CUR ⁽⁴⁾	128K + 8K	2K	8K				
ATxmega64A1U-CU	64K + 4K	2K	4K				
ATxmega64A1U-CUR ⁽⁴⁾	64K + 4K	2K	4K				
ATxmega128A1U-C7U	128K + 8K	2K	8K			100C2	
ATxmega128A1U-C7UR ⁽⁴⁾	128K + 8K	2K	8K				
ATxmega64A1U-C7U	64K + 4K	2K	4K				
ATxmega64A1U-C7UR ⁽⁴⁾	64K + 4K	2K	4K				
ATxmega128A1U-AN	128K + 8K	2K	8K	32	1.6 - 3.6V	100A	-40°C - 105°C
ATxmega128A1U-ANR ⁽⁴⁾	128K + 8K	2K	8K				
ATxmega128A1U-CN	128K + 8K	2K	8K			100C1 ⁽⁵⁾	
ATxmega128A1U-CNR ⁽⁴⁾	128K + 8K	2K	8K				

Notes:

1. This device can also be supplied in wafer form. Contact your local Microchip sales office for detailed ordering information.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For packaging information, see **"Packaging information"**.
4. Tape and Reel.
5. This package is no longer available.
 - Refer to the End of Life (EOL) PCN for more details: www.microchip.com/product-change-notifications/#/19129/ASER-31SUSF550

Package Type	
100A	100-lead, 14 x 14 x 1.0 mm, 0.50 mm lead pitch, thin profile plastic quad flat package (TQFP)
100C1	100-ball, Thin Fine Pitch Ball Grid Array (B2B) - 9 x 9 x 1.2 mm Body (TFBGA)
100C2	100-ball, 7 x 7 x 1.0 mm body, ball pitch 0.65 mm, very thin fine-pitch ball grid array (VFBGA)


3.3 Packaging Information

3.3.1 100C1

A clarification has been made to section **100C1**, providing the correct package outline drawing.

100-Ball Thin Fine Pitch Ball Grid Array (B2B) - 9x9x1.2 mm Body [TFBGA] Atmel Legacy Global Package Code CPR


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-21135 Rev A Sheet 1 of 2

100-Ball Thin Fine Pitch Ball Grid Array (B2B) - 9x9x1.2 mm Body [TFBGA] Atmel Legacy Global Package Code CPR

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	100		
Pitch	e	0.80 BSC		
Overall Height	A	-	-	1.20
Ball Height	A1	0.20	-	-
Molded Plastic Thickness	A2	0.65	-	-
Overall Length	D	9.00 BSC		
Overall Width	E	9.00 BSC		
Terminal Diameter	b	0.40	0.45	0.50


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21135 Rev A Sheet 2 of 2

100-Ball Thin Fine Pitch Ball Grid Array (B2B) - 9x9x1.2 mm Body [TFBGA] Atmel Legacy Global Package Code CPR

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.80 BSC		
Contact Pad Spacing	C1		7.20	
Contact Pad Spacing	C2		7.20	
Contact Pad Width (X20)	X1			0.40

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23135 Rev A

4. Document Revision History

Note: The document revision is independent of the silicon revision.

4.1 Revision History

Doc. Rev.	Date	Comments
A	07/2023	Initial document release • Errata content moved from the data sheet and restructured to the new document template • Data sheet clarifications added: – Packaging Information: 3.3.1. 100C1

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure

that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2762-3

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820