

Migrating from the LAN9115 to the LAN9210

Author: Microchip Technology Inc.

OBJECTIVE

The purpose of this application note is to assist Microchip customers, with existing LAN9115 designs, when migrating to the new LAN9210 device. The LAN9210 will require a PCB change, which is necessary to support the HP Auto-MDIX PHY (even if this mode is not used) and the package change. This application note addresses all the differences between the LAN9115 and the LAN9210 devices, making this transition as easy as possible.

References

- LAN9210 Data Sheet
- Reference Design for the LAN9210
- Reference Design for the LAN9115

Overview of Changes Required

Figure 1 summarizes the changes needed to migrate from the LAN9115 to the LAN9210.

TABLE 1: SUMMARY OF CHANGES REQUIRED

Change Required	Comments	References
New PCB	Needed to support footprint change, magnetics and passive component changes	This application note and Reference Designs available at www.microchip.com/ .
New Magnetics	Needed to Support HP Auto-MDIX	See Application Note 8-13 for list of recommended magnetics.
Re-designed passive component network on PHY side of magnetics	Needed to Support Auto-MDIX PHY	This application note and Reference Designs for details.
Upgraded drivers	Recognize new device ID and to provide support for the Checksum Offload Engines	Drivers available at www.microchip.com/ .

HARDWARE CHANGES

Component Changes

MAGNETICS

Migrating to the LAN9210 requires different magnetics than those used on the LAN9115. These magnetics have symmetrical channel configurations to allow for the switching of the receive and transmit channels. A list of suggested magnetics for the LAN9210 can be found in [Application Note 8-13, entitled "Suggested Magnetics"](#).


AN 15.12

Circuit Changes

TRANSMIT CIRCUIT

The transmit circuit used by the LAN9210 is almost the same as the one used by the LAN9115. This circuit is shown in [Figure 1](#) below.

FIGURE 1: LAN9210 TRANSMIT CIRCUIT



There are only two differences between the transmit circuit for the LAN9210 and the one previously used for the LAN9115:

- The LAN9210 uses magnetics that support HP Auto-MDIX.
- The device-side center tap of the transmit core (TCT) is attached to the device-side center-tap of the receive core (RCT).


Like the LAN9115, the LAN9210 transmit circuit has the following features:

- A 49.9 ohm, 1% resistor from each side of the twisted pair to VDD_A (+3.3V)
- A 10 ohm, 1% resistor from the transmit center tap to VDD_A (+3.3V).

RECEIVE CIRCUIT

The receive circuit used by the LAN9210 is slightly different from the one used by the LAN9115. This circuit is shown in [Figure 2](#) below:

FIGURE 2: LAN9210 RECEIVE CIRCUIT



The similarities between the LAN9210 and the LAN9115 are as follows:

- Both designs have two 49.9 ohm, 1% resistors between the two signals in the twisted pair.

The differences between the LAN9210 and the LAN9115 are as follows:

- The LAN9115 had two 6.8nf capacitors, one in series with each side of the twisted pair. These are eliminated (shorted) in the LAN9210.
- In the LAN9115, the mid-point between the two 49.9 ohm resistors is tied to the center tap of the magnetics (RCT) and to a 0.01uF bypass capacitor to ground. In the LAN9210, both resistors are tied to VDD_A (+3.3V), and the 0.01uF bypass capacitor has been eliminated. The center-tap of the receive channel of the magnetics is tied to the transmit center tap (TCT) and to a common 0.022uF bypass capacitor to ground.


Pin Changes

POWER AND GROUND

- The LAN9210 has a single ground (VSS) connection that is located on a 5.9mm x 5.9mm exposed pad on the underside of the device.
- The following LAN9115 power connections have been removed from the LAN9210:
 - VREG
 - VDD_PLL
 - VDD_REF
- The LAN9210 VDD_CORE pins 2 & 37, must still be connected together externally and then tied to a 10uF 0.1-Ohm ESR capacitor, in parallel with a 0.01uF capacitor to Ground next to each pin. In addition, it also needs to be connected externally to the VDD_A18 pin 53 See [Figure 3](#).

AN 15.12

FIGURE 3: LAN9210 POWER CONNECTIONS



AMDIX_EN PIN (PIN 52)

This configuration pin allows hardware to enable or disable the HP Auto-MDIX feature. When pulled high, the feature is enabled. If pulled low or left floating, the feature is disabled. This pin can be overridden by the driver via the internal configuration registers.

TWISTED PAIR INPUT AND OUTPUT PINS (TPI+, TPI-, TPO+, TPO-)

The inputs and outputs will reverse under either of the following conditions:

- HP AMDIX is enabled and the device detects a reversed connection
- A reversed (MDIX) connection is manually enabled by the driver.

OTHER PIN CHANGES

- The SMI & MII ports are no longer externally available (LAN9115 pins 30, 31, 21-26, 29-33, 36-40, 75). on the LAN9210.
- SPEED_SEL, ATEST and RBIAS pins (74, 9, 10) have been removed.
- [Figure 2](#) details the pin changes between the LAN9115 and LAN9210.

TABLE 2: PIN CHANGE CROSS-REFERENCE

LAN9115 Signal	LAN9115 Pin	LAN9210 Signal	LAN9210 Pin	LAN9115 Signal	LAN9115 Pin	LAN9210 Signal	LAN9210 Pin
VDD_A	81, 85, 89	VDD_A33	46, 49, 51	RXD[3:0]	24, 23, 22, 75	--	--
VDD_IO	20, 28, 35, 42, 48, 55, 61, 97	VDD_IO	1, 18, 24, 30, 56	TX_EN	21	--	--
VDD_CORE	3, 65	VDD_COR E	2, 37	nRESET	95	nRESET	42
VDD_REF	8	--	--	nRD	92	nRD	15
VDD_PLL	7	--	--	nWR	93	nWR	16
VREG	2	--	--	nCS	94	nCS	17
--	--	VDD_A18	53	IRQ	72	IRQ	43
VSS_REF	11	VSS	Exposed Pad	pme	70	PME	41
VSS_PLL	4	VSS	Exposed Pad	FIFO_SEL	76	FIFO_SEL	13
GND_CORE	1, 66	VSS	Exposed Pad	SPEED_-SEL	74	--	--
GND_IO	19, 27, 34, 41, 47, 54, 60, 96	VSS	Exposed Pad	RBIAS	10	--	--
VSS_A	77, 80, 86, 88	VSS	Exposed Pad	--	--	AMDIX_EN	52
A[7:1]	12 - 18	A[7:1]	6 - 12	ATEST	9	--	--
D[15:0]	43-46, 49-53, 56-59, 62-64	D[15:0}	19-23, 25-29, 31-36	GPIO[2:0]	100, 99, 98	GPIO[2:0]	5, 4, 3
TX_CLK	40	--	--	EECLK	69	EECLK	40
TXD[3:0]	36, 37, 38, 39	--	--	EEDIO	67	EEDIO	38
COL	33	--	--	nEECS	68	EECS	39
CRS	32	--	--	EXRES1	87	EXRES1	50
MDC	31	--	--	TPO+, TPO-	79, 78	TPO+, TPO-	45, 44
MDIO	30	--	--	TPI+, TPI-	83, 82	TPI+, TPI-	48, 47
RX_DV	29	--	--	XTAL1, XTAL2	6, 5	XTAL1, XTAL2	55, 54
RX_CLK	26	--	--	NC	71, 73, 84, 90, 91	NC	14
RX_ER	25	--	--				

AN 15.12

Register Changes

SYSTEM CSR REGISTER CHANGES

ID_REV—Chip ID and Revision (offset 50h)

- Bits 31-16 (Chip ID) have changed to 9210h.

HW_CFG—Hardware Configuration Register (offset 74h)

- Bit 29 has changed from reserved to **FIFO Port Endian Ordering (FPORTEND)**. This control bit determines the endianness of RX and TX data FIFO host accesses when accessed through the RX/TX Data FIFO ports, including the alias addresses (any access from 00h to 3Ch). When this bit is cleared, data FIFO port accesses utilize little endian byte ordering. When this bit is set, data FIFO port accesses utilize big endian byte ordering.
- Bit 28 has changed from reserved to **Direct FIFO Access Endian Ordering (FSELEND)**. This control bit determines the endianness of RX and TX data FIFO host accesses when accessed using the FIFO_SEL signal. When this bit is cleared, FIFO_SEL accesses utilize little endian byte ordering. When this bit is set, FIFO_SEL accesses utilize big endian byte ordering.
- Bit 24 has changed from reserved to **AMDIX_EN Strap State**. This read-only bit reflects the state of the AMDIX_EN strap pin (pin 52). This pin can be overridden by PHY Registers 27.15:13.
- Bits 6:5 have changed from **PHY_CLK_SEL** to reserved.
- Bit 4 has changed from **SMI_SEL** to reserved.
- Bit 3 has changed from **EXT_PHY_DET** to reserved.
- Bit 2 has changed from **EXT_PHY_EN** to reserved.

Word_Swap—Word Swap Control (offset 98h)

- This register has been changed from Endian Control to Word Swap Control
- This register controls how words from the host data bus are mapped to the CSRs and Data FIFOs inside the LAN9210. The LAN9210 always sends data from the Transmit Data FIFO to the network so that the low order word is sent first, and always receives data from the network to the Receive Data FIFO so that the low order word is received first.
- If this field is set to 00000000h, or anything except 0xFFFFFFFFh, the LAN9210 maps words with address bit A[1]=1 to the high order words of the CSRs and Data FIFOs, and words with address bit A[1]=0 to the low order words of the CSRs and Data FIFOs. If this field is set to 0xFFFFFFFFh, the LAN9210 maps words with address bit A[1]=1 to the low order words of the CSRs and Data FIFOs, and words with address bit A[1]=0 to the high order words of the CSRs and Data FIFOs.

MAC CSR REGISTER CHANGES

COE_CR—Checksum Offload Engine Control (index Dh)

- This register has been added to the MAC CSR at index Dh.
- The LAN9210 contains two checksum offload engines which offload the calculation of the 16-bit checksum for transmitted and received Ethernet frames. The functionality of the COE is described in the LAN9210 Data Sheet, section 3.6.

PHY REGISTER CHANGES

PHY Identifier 2 (offset 3)

- The default value has changed from C0D1h to C0C3h.

Special Control/Status Indications (offset 27)

- Bit 15 has changed from reserved to **Override AMDIX Strap**:
 - 0 - AMDIX_EN (pin 52) enables or disables HP Auto MDIX.
 - 1 - Override pin 52. PHY Register 27.14 and 27.13 determine MDIX function.

- Bit 14 has changed from reserved to **Auto-MDIX Enable**. It is only effective when 27.15 = 1, otherwise it is ignored.
 - 0 = Disable Auto-MDIX. 27.13 determines normal or reversed connection.
 - 1 = Enable Auto-MDIX. 27.13 must be set to 0.
- Bit 13 has changed from reserved to **Auto-MDIX State**. It is only effective when 27.15 = 1, otherwise it is ignored.
 - When 27.14 = 0** (manually set MDIX state)
 - 0 = no crossover (TPO = output, TPI = input)
 - 1 = crossover (TPO = input, TPI = output)
 - When 27.14 = 1** (automatic MDIX)
 - This bit must be set to 0. Do not use the combination 27.15=1, 27.14=1, 27.13=1.

TABLE 3: PHY REGISTER 27 SUMMARY

Bit 15	Bit 14	Bit 13	Result
0	X	X	Pin 52 Enables or Disables the HP Auto MDIX function.
1	1	0	Override Pin 52, Enable Auto-MDIX
1	0	0	Disable Auto-MDIX. Force normal (MDI) connection. TPO = transmit, TPI = receive
1	0	1	Disable Auto-MDIX. Force reverse (MDIX) connection TPO = receive, TPI = transmit
1	1	1	Illegal combination, do not use.

DRIVER SUPPORT

- Drivers are available for the following platforms:
 - WinCE 5.0 - XScale (PXA270)
 - Linux - XScale (PXA270)
 - Linux - SH3
- Please, visit our website for the latest drivers and development support, <https://www.microchip.com/>.

AN 15.12

APPENDIX A: APPLICATION NOTE REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00002926A (01-17-19)		Replaces the previous SMSC version, Rev. 0.1 (04-05-13)

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntellIMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522440659

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820