

Application Note

Using Jumbo Packets with SimpliPHYs



a  **MICROCHIP** company

Contents

1	Revision History	1
1.1	Revision 1.0	1
2	Introduction	2
3	Using Jumbo Packets in 1000BASE-T/1000BASE-X Mode	3
3.1	MAC Interface – GMII, RGMII, TBI, RTBI	3
3.2	MAC Interface – SerDes/SGMII	3
4	Using Jumbo Packets in 10/100BASE-T or 100FX Mode	4
4.1	MAC Interface – MII	4
4.2	MAC Interface – RGMII	4
4.3	MAC Interface – SGMII (at 10/100 Mbps speed)	4
4.4	Enabling Jumbo Packet Support in 10/100BASE-T or 100FX Mode	4

1 **Revision History**

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 **Revision 1.0**

Revision 1.0 was the first release of this document.

2 Introduction

The IEEE 802.3 Ethernet standard specifies the maximum packet size that must be supported by a compliant 10/100/1000BASE-T/1000BASE-X PHY to be 1522 bytes. However, in order to increase the overall throughput of the link, system manufacturers may require that the Switch/MAC and PHYs support Jumbo packets, that is, packets with sizes greater than that allowed by the IEEE 802.3 standard.

Supporting Jumbo packets with Vitesse's SimpliPHYs depends on a number of variables such as:

- Reference clock offset of Local PHY.
- Reference clock offset of Link Partner PHY.
- Reference clock offset of Switch/MAC.
- Link speed – 10/100 or 1000.
- MAC/PHY interface standard – GMII, RGMII, TBI, RTBI, MII, 1000BASE-X, SGMII.
- PHY model – VSC8201, VSC8204, VSC8211, VSC8221, VSC8224, VSC8234, VSC8244.

However, by carefully implementing the guidelines found in this application note, systems designers can enable the use of Jumbo packets of varying sizes on system using Vitesse's SimpliPHY transceiver series.

All the constraints regarding Jumbo packet support specified in the following sections assume that the link partner PHY's reference clock is IEEE 802.3 compliant (that is, within the offset tolerance limits of ± 100 ppm). Reference clock tolerances worse than ± 100 ppm reduce the jumbo packet size directly.

3 Using Jumbo Packets in 1000BASE-T/1000BASE-X Mode

3.1 MAC Interface – GMII, RGMII, TBI, RTBI

In these modes, the maximum jumbo packet size supported depends on the frequency offset of the reference clock of the MAC/Switch connected to the Vitesse PHY from the ideal 25 MHz or 125 MHz frequency. Since this can be controlled on a system board, jumbo packets up to 16,000 bytes can be supported. This is summarized in the following table.

Table 1 • Frequency Offset vs. Max Packet Length

Vitesse PHY	Switch/MAC Reference Clock Offset Limit (ppm)	Max Packet Length (bytes)
VSC8201/VSC8204/VSC8211/VSC8224 /VSC8244	Less than ± 12	16,000
	± 78	10,000
	± 86	9,600
	± 100	8,989

To enable Jumbo packet support in these modes, set MII Register bits 24.9:7 to '011'.

3.2 MAC Interface – SerDes/SGMII

In these modes, the maximum jumbo packet size supported depends on two factors:

- The frequency offset of the reference clock of the local Vitesse PHY from an ideal 25 MHz or 125 MHz frequency.
- The frequency offset of the reference clock of the local Switch/MAC from an ideal 25 MHz or 125 MHz frequency.

The maximum size of the Jumbo packet supported will depend on the worse of the two aforementioned factors, so it is recommended that the local Vitesse PHY and the Switch/MAC be driven with a common clock source.

Since these can be controlled on a system board, jumbo packets of up to 16,000 bytes can be supported. This is summarized in the following table.

Table 2 • Frequency Offset vs. Max Packet Length

Vitesse PHY	Local PHY Reference Clock Offset Limit (ppm) and Local Switch/MAC Reference Clock Offset Limit (ppm)	Max Packet Length (bytes)
VSC8211/VSC8221 //VSC8234	Less than ± 12	16,000
	± 78	10,000
	± 86	9,600
	± 100	8,989

To enable Jumbo packet support in these modes, set MII Register bits 24.9:7 and 24.6:4 to '011'.

4 Using Jumbo Packets in 10/100BASE-T or 100FX Mode

4.1 MAC Interface – MII

The size of Jumbo packets supported in this mode does not depend on the clock frequency offset of the local and link partner devices forming the 10/100BASE-T or 100FX link. In the 10/100BASE-T or 100FX mode, the Vitesse PHYs support Jumbo packets up to 13,000 bytes.

Refer section Enabling Jumbo Packet Support in 10/100BASE-T or 100FX Mode for details on configuring the PHY to support Jumbo Packets in this mode.

4.2 MAC Interface – RGMII

In this mode, the maximum jumbo packet size supported depends on the clock frequency offset between the local Vitesse PHY and MAC/Switch connected to it. Since this can be controlled on a system board, jumbo packets can be supported. This is summarized in the following table.

Table 3 • Frequency Offset vs. Max Packet Length

Vitesse PHY	Clock Frequency Offset between Vitesse PHY and RGMII MAC/Switch (ppm)	Max Packet Length (bytes)
VSC8201/VSC8204/ VSC8211 /VSC8224/VSC8244	0 (common clock between MAC/Switch and PHY)	13,000
	40	9,600
	100	3,795
	200	1,898
	250	1,522

Refer section Enabling Jumbo Packet Support in 10/100BASE-T or 100FX Mode for details on configuring the PHY to support Jumbo Packets in this mode.

4.3 MAC Interface – SGMII (at 10/100 Mbps speed)

Jumbo Packets are not supported in this mode.

4.4 Enabling Jumbo Packet Support in 10/100BASE-T or 100FX Mode

The Vitesse PHYs support Jumbo packets up to 13,000 bytes in these modes. The steps to enable Jumbo Packet support in 10/100BASE-T or 100FX mode are listed as follows.

VSC8201

Enabled by default.

VSC8204

Enabled by default.

VSC8211

The following PHY register writes must be done:

- Write 0x2A30 to PHY Register 31.
- Write 0x0212 to PHY Register 8.
- Write 0x52B5 to PHY register 31.
- Write 0x0000 to PHY Register 2.
- Write 0x0E35 to PHY Register 1.
- Write 0x9786 to PHY Register 0.
- Write 0x2A30 to PHY Register 31.
- Write 0x0012 to PHY Register 8.
- Write 0x0000 to PHY Register 31.

VSC8224/VSC8244

The following PHY register writes must be done:

- Write 0x2A30 to PHY register 31.
- Write 0x0212 to PHY Register 8.
- Write 0x52B5 to PHY register 31.
- Write 0x0000 to PHY Register 18.
- Write 0x0E35 to PHY Register 17.
- Write 0x9786 to PHY Register 16.
- Write 0x2A30 to PHY Register 31.
- Write 0x0012 to PHY Register 8.
- Write 0x0000 to PHY Register 31.

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

VPPD-01138