

PIC16F527 Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F527

1.0 PROGRAMMING THE PIC16F527

The PIC16F527 is programmed using a serial method. The Serial mode will allow the PIC16F527 to be programmed while in the user's system. This allows for increased design flexibility. This programming specification applies to the PIC16F527 devices in all packages.


1.1 Hardware Requirements

The PIC16F527 requires one power supply for VDD (5.0V) and one for VPP (12.5V).

1.2 Program/Verify Mode

The Program/Verify mode for the PIC16F527 allows programming of user program memory, user ID locations, backup OSCCAL location and the Configuration Word.

FIGURE 1-1: 20-PIN PDIP, SSOP, SOIC DIAGRAM FOR PIC16F527



PIC16F527

FIGURE 1-2: 20-PIN QFN DIAGRAM FOR PIC16F527




TABLE 1-1: PIN DESCRIPTIONS DURING PROGRAMMING

Pin Name	During Programming		
	Function	Pin Type	Pin Description
RA1	ICSPCLK	I	Clock input – Schmitt Trigger input
RA0	ICSPDAT	I/O	Data input/output – Schmitt Trigger input
MCLR/VPP/RA3	Program/Verify mode	P ⁽¹⁾	Programming Power
VDD	VDD	P	Power Supply
VSS	VSS	P	Ground


Legend: I = Input, O = Output, P = Power

Note 1: In the PIC16F527, the programming high voltage is internally generated. To activate the Program/Verify mode, high voltage of 11HH current capability (see [Table 6-1](#)) needs to be applied to the MCLR input.

2.0 MEMORY MAPPING

The program memory map of the PIC16F527 device is shown in Figure 2-1. In Program/Verify mode, the program memory extends from 0x000 to 0x7FF.

FIGURE 2-1: MEMORY MAP



2.1 User Memory

The user memory space is the on-chip user program memory. As shown in Figure 2-1, it extends from 0x000 to 0x3FF and partitions into pages, including the Reset vector, at address 0x3FF, and the Interrupt vector, at address 0x004. Note that the PC will increment from (0x000-0x3FF) then to 0x400, (not to 0x000).

2.2 Data Memory

The data memory space is the self-writable Flash data memory block and is located at addresses PC = 400h-43Fh. All program mode commands that work on the normal Flash memory work on the self-writable Flash data memory block. This includes Bulk Erase, Load and Read Data commands.

2.3 Configuration Memory

The configuration memory space extends from 0x440 to 0x7FF. Locations from 0x448 through 0x49F are reserved. The user ID locations extend from 0x440 through 0x443. The Configuration Word is physically located at 0x7FF, and the backup OSCCAL locations extend from 0x444 through 0x447.

2.3.1 USER ID LOCATIONS

A user may store identification information (ID) in four user ID locations. The user ID locations are mapped in [0x440:0x443]. It is recommended that users use only the four Least Significant bits (LSb) of each user ID location and program the upper eight bits as '1's. The user ID locations read out normally, even after code protection is enabled. It is recommended that user ID location is written as '1111 1111 bbbb' where 'bbbb' is user ID information.

2.3.2 CONFIGURATION WORD

The Configuration Word is physically located at 0x7FF. It is only available upon Program mode entry. Once an Increment Address command is issued, the Configuration Word is no longer accessible, regardless of the address of the program counter.

Note: By convention, the Configuration Word is stored at the logical address location of 0xFFFF within the hex file generated for the PIC16F527. This logical address location may not reflect the actual physical address for the part itself. It is the responsibility of the programming software to retrieve the Configuration Word from the logical address within the hex file and granulate the address to the proper physical location when programming.

2.3.3 BACKUP OSCCAL VALUE

The backup OSCCAL locations, 0x444-0x447, are the locations where the OSCCAL values are stored during testing of the INTOSC. This location is not erased during a standard Bulk Erase, but is erased if the PC is moved into configuration memory prior to invoking a Bulk Erase. If this value is erased, it is the user's responsibility to rewrite it back to this location for future use.

2.4 Oscillator Calibration Bits

The oscillator Calibration bits are stored at the Reset vector as the operand of a MOVLW instruction. Programming interfaces must allow users to program the Calibration bits themselves for custom trimming of the INTOSC. Capability for programming the Calibration bits when programming the entire memory array must also be maintained for backwards compatibility.

PIC16F527

3.0 COMMANDS AND ALGORITHMS

3.1 Program/Verify Mode

The Program/Verify mode is entered by holding pins ICSPCLK and ICSPDAT low while raising VDD pin from VIL to VDD. Then raise VPP from VIL to VIH. Once in this mode, the user program memory and configuration memory can be accessed and programmed in serial fashion. Clock and data are Schmitt Trigger input in this mode.

The sequence that enters the device into the Programming/Verify mode places all other logic into the Reset state (the MCLR pin was initially at VIL). This means that all I/Os are in the Reset state (high-impedance inputs).

3.1.1 PROGRAMMING

The programming sequence loads a word, programs, verifies and finally increments the PC.

Program/Verify mode entry will set the address to 0x7FF. The Increment Address command will increment the PC. The available commands are shown in [Table 3-1](#).

FIGURE 3-1: ENTERING HIGH-VOLTAGE PROGRAM/VERIFY MODE




TABLE 3-1: COMMAND MAPPING LOAD DATA

Command	Mapping (MSb ... LSb)	Hex Value	Data
Load Data	X X 0 0 1 0	2	start_bit, data (14), stop_bit
Read Data	X X 0 1 0 0	4	start_bit, data (14), stop_bit
Increment Address	X X 0 1 1 0	6	
Begin Programming	X X 1 0 0 0	8	
End Programming	X X 1 1 1 0	E	
Bulk Erase Program Memory	X X 1 0 0 1	9	


3.1.2 SERIAL PROGRAM/VERIFY OPERATION

The RA1 pin is used as a clock input pin, and the RA0 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RA1) is cycled six times. Each command bit is latched on the falling edge of the clock with the Least Significant bit (LSb) of the command being input first. The data on pin RA0 is required to have a minimum setup and hold time of 100 ns with respect to the falling edge of the clock. Commands that have data associated with them (Read and Load) are specified to have a minimum delay of 1 μ s between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a Start bit and the last cycle being a Stop bit. Data is also input and output LSb first, with data input being latched on the falling edge of the clock and data output being driven on the rising edge of the clock. Therefore, during a read operation the LSb will be transmitted onto pin RA0 on the rising edge of the second cycle, and during a load operation the LSb will be latched on the falling edge of the second cycle. A minimum 1 μ s delay is also specified between consecutive commands; except the "End Programming" command which requires a 100 μ s delay. Because this is a 12-bit core, the two MSbs of the data word are ignored. The commands that are available are described in [Table 3-1](#).

3.1.2.1 Load Data

After receiving this command, the device will clock in 14 bits as a “data word” when 16 cycles are applied, as described previously. Because this is a 12-bit core, the two MSBs of the data word are ignored. A timing diagram for the Load Data command is shown in [Figure 3-2](#).


FIGURE 3-2: LOAD DATA COMMAND (PROGRAM/VERIFY)



3.1.2.2 Read Data

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The RA0 pin will go into Output mode on the second rising clock edge and it will revert back to Input mode (high-impedance) after the 16th rising edge. Because this is a 12-bit core, the two MSBs will read as ‘1’. A timing diagram of this command is shown in [Figure 3-3](#).

FIGURE 3-3: READ DATA FROM PROGRAM MEMORY COMMAND




PIC16F527

3.1.2.3 Increment Address

The PC is incremented when this command is received.


FIGURE 3-4: INCREMENT ADDRESS COMMAND (SERIAL PROGRAM/VERIFY)



3.1.2.4 Begin Programming

A Load command (Load Data) must be given before every Begin Programming command. Programming of the appropriate memory (User program memory, self-writable Flash data memory or Test program memory) will begin after this command is received and decoded.


FIGURE 3-5: BEGIN PROGRAMMING COMMAND



3.1.2.5 End Programming

After receiving this command, the chip stops programming the memory (User program memory, self-writable Flash data memory or Test program memory) it was programming at the time.

FIGURE 3-6: END PROGRAMMING COMMAND




3.1.2.6 Bulk Erase Program Memory

After this command is performed, the specific section of program memory and Configuration Word is erased. See [Table 3-2](#) for details.

Note 1: A fully erased part will read '1's in every program memory location.

2: The oscillator Calibration bits are erased if a Bulk Erase is invoked. They must be read and saved prior to erasing the device and restored during the programming operation. Oscillator Calibration bits are stored at the Reset vector as the operand of a MOVLW instruction.

FIGURE 3-7: BULK ERASE PROGRAM MEMORY COMMAND



PIC16F527

TABLE 3-2: BULK ERASE MEMORY PORTIONS

PC	Config. Word (Fuses)	User Program Memory Erased	Self-writable Flash Data Memory Erased	User ID Memory Erased
Configuration Word (Fuses)	Yes	Yes	$\overline{\text{CPSW}} = 0$ – Yes $\overline{\text{CPSW}} = 1$ – No	No
000h-3FFh (User Memory)	Yes	Yes	$\overline{\text{CPSW}} = 0$ – Yes $\overline{\text{CPSW}} = 1$ – No	No
400h-43Fh (Data Memory)	No	No	$\overline{\text{CPSW}} = 0$ – No $\overline{\text{CPSW}} = 1$ – Yes	No
440h-447h (Configuration Memory)	No	No	No	Yes

Note: Yes = Erase
No = Unchanged

FIGURE 3-8: READING AND TEMPORARY SAVING OF THE OSCCAL CALIBRATION BITS




FIGURE 3-9: RESTORING/PROGRAMMING THE OSCCAL CALIBRATION BITS




FIGURE 3-10: PROGRAM FLOWCHART – USER MEMORY




FIGURE 3-11: PROGRAM FLOWCHART – SELF-WRITABLE FLASH DATA MEMORY





FIGURE 3-12: PROGRAM FLOWCHART – CONFIGURATION MEMORY



PIC16F527

FIGURE 3-13: PROGRAM FLOWCHART – ERASE PROGRAM MEMORY, CONFIGURATION WORD




FIGURE 3-14: PROGRAM FLOWCHART – ERASE SELF-WRITABLE FLASH DATA MEMORY




FIGURE 3-15: PROGRAM FLOWCHART – ERASE USER ID




FIGURE 3-16: PROGRAM FLOWCHART – HIGH-LEVEL FULL DEVICE PROGRAM





FIGURE 3-17: PROGRAM FLOWCHART – HIGH-LEVEL FULL DEVICE ERASE



PIC16F527

4.0 CONFIGURATION WORD

The implemented Configuration bits can be programmed at their default values, or they are not programmed.

See [Register 4-1](#) below for details.

REGISTER 4-1: CONFIGURATION WORD

U-1	U-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	DRTEN	BOREN	CPSW	IOSCFS	MCLRE	CP	WDTE	FOSC2	FOSC1	FOSC0
bit 11											bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '1'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

P = Programmable bit

bit 11-10 **Unimplemented:** Read as '1'

bit 9 **DRTEN:** Device Reset Timer Enable bit

1 = DRT enabled (18 ms)

0 = DRT disabled

bit 8 **BOREN:** Brown-out Reset Enable bit

1 = BOR enabled

0 = BOR disabled

bit 7 **CPSW:** Code Protection bit – Self-Writable Flash Data Memory

1 = Code protection off

0 = Code protection on

bit 6 **IOSCFS:** Internal Oscillator Frequency Select bit

1 = 8 MHz INTOSC speed

0 = 4 MHz INTOSC speed

bit 5 **MCLRE:** Master Clear Enable bit

1 = RA3/MCLR pin functions as MCLR

0 = RA3/MCLR pin functions as RA3, MCLR tied internally to VDD

bit 4 **CP:** Code Protection bit – User Program Memory

1 = Code protection off

0 = Code protection on

bit 3 **WDTE:** Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled

bit 2-0 **FOSC<2:0>:** Oscillator Selection bits

000 = LP oscillator and automatic 18 ms DRT (DRTEN fuse ignored)

001 = XT oscillator and automatic 18 ms DRT (DRTEN fuse ignored)

010 = HS oscillator and automatic 18 ms DRT (DRTEN fuse ignored)

011 = EC oscillator with RA4 function on RA4/OSC2/CLKOUT and 10 us start-up time^{(1), (2)}

100 = INTRC with RA4 function on RA4/OSC2/CLKOUT and 10 us start-up time^{(1), (2)}

101 = INTRC with CLKOUT function on RA4/OSC2/CLKOUT and 10 us start-up time^{(1), (2)}

110 = EXTRC with RA4 function on RA4/OSC2/CLKOUT and 10 us start-up time^{(1), (2)}

111 = EXTRC with CLKOUT function on RA4/OSC2/CLKOUT and 10 us start-up time^{(1), (2)}

Note 1: It is the responsibility of the application designer to ensure that the use of the 10 us start-up time will result in acceptable operation. Refer to [Section 6.0 “Program/Verify Mode Electrical Characteristics”](#) for VDD rise time and stability requirements for this mode of operation.

2: The optional DRDEN fuse can be used to extend this start-up time to 18 ms.

5.0 CODE PROTECTION

For the PIC16F527, once code protection is enabled, all program memory locations 0x40-0x3FE, read all '0's. Program memory locations 0x000-0x03F and 0x3FF are always unprotected. The user ID locations, backup OSCCAL location and the Configuration Word read out in an unprotected fashion. It is possible to program the user ID locations, backup OSCCAL location and the Configuration Word after code-protect is enabled.

The code protection of the self-writable Flash data memory is dependant on the CPSW bit. If the CPSW bit is set, only the self-writable Flash data memory block is code-protected. See [Table 3-2](#) for erase conditions involving the CPSW bit.

5.1 Disabling Code Protection

It is recommended that the following procedure be performed before any other programming is attempted. It is also possible to turn code protection off using this procedure. However, ***all data within the program memory will be erased when this procedure is executed, and thus, the security of the code is not compromised.*** See [Table 3-2](#) for more information on self-writable Flash data memory.

To disable code-protect:

- Enter Program mode
- Execute Bulk Erase program memory command (001001).
- Wait TERA

Note: To allow portability of code, the programmer is required to read the Configuration Word and user ID locations from the hex file when loading the hex file. If Configuration Word information was not present in the hex file, then a simple warning message may be issued. Similarly, while saving a hex file, Configuration Word and user ID information must be included. An option to not include this information may be provided.

Microchip Technology Incorporated feels strongly that this feature is important for the benefit of the end customer.

5.2 Checksum Computation

5.2.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC16F527 memory locations and adding up the opcodes up to the maximum user addressable location. Any Carry bits exceeding 16 bits are neglected. Finally, the Configuration Word (appropriately masked) is added to the checksum. The checksum computation for the PIC16F527 is shown in [Table 5-1](#).

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The Configuration Word, appropriately masked
- Masked user ID locations (when applicable)

The Least Significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each PIC16F527.

Note: The checksum calculation differs depending on the code-protect setting. The Configuration Word and user ID locations can always be read regardless of the code-protect settings.

PIC16F527

TABLE 5-1: CHECKSUM COMPUTATIONS⁽¹⁾

Device	Code-Protect	Checksum*	Blank Value	0x723 at 0 and Max. Address
PIC16F527	OFF	SUM[0x000:0x3FE] + CFGW & 0x3FF	0xF000	0xDE48
	ON	SUM[0x00:0x3F] + CFGW & 0x3FF + SUM_ID	0xF3AF	0xD91B

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = User ID locations masked by 0xF then made into a 16-bit value with ID0 as the Most Significant nibble.

For example, ID0 = 0x1, ID1 = 0x2, ID2 = 0x3, ID3 = 0x4, then SUM_ID = 0x1234.

*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

Note 1: Checksum shown assumes that SUM_ID contains the unprotected checksum.

6.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 6-1: AC/DC TIMING REQUIREMENTS

AC TARGETS						
Sym.	Characteristics	Min.	Typ.	Max.	Units	Conditions
General						
VIHH	VPP High voltage on MCLR for Program/Verify mode entry	VDD + 3.5	—	13.5	V	
VIHL	Voltage on MCLR to be in Normal mode	VSS	—	VDD + 1.0	V	
TVHHR	MCLR rise time (VSS to VIHH) for Test mode entry	—	—	1.0	μs	
VIH1	Clock (RA1) and Data (RA0) input high-level	0.85*VDD	—	—	V	
VIL1	Clock (RA1) and Data (RA0) input low-level	—	—	0.15*VDD	V	
VDDOK	Minimum VDD to perform Bulk Erase	2.6	2.7	2.8	V	
VPROG	High voltage on MCLR for programming	VDD + 3.5	13.0	13.5	V	
IDDPORG	IDD level for programming operations, program memory	—	—	1.8	mA	
IDDERA	IDD level for Bulk Erase operations, program memory	—	—	1.8	mA	
IPP	MCLR pin current during Program/Verify mode	—	—	0.4	mA	
TPROG	Programming time	1000	—	2000	μs	
TPPDP	Hold time after VPP↑	5	—	—	μs	
THLD0	ICSPCLK, ICSPDAT hold time after MCLR↑ (Program/Verify mode selection pattern setup time)	5	—	—	μs	
Serial Program/Verify						
TSET1	Data in setup time before clock↓	100	—	—	ns	
THLD1	Data in hold time after clock↓	100	—	—	ns	
TDLY1	Data input not driven to next clock input (delay required between command/data or command/command)	1.0	—	—	μs	
TDLY2	Delay between clock↓ to clock↑ of next command or data	1.0	—	—	μs	
TDLY3	Clock↑ to data out valid (during Read Data)	80	—	—	ns	
TERA	Bulk Erase Time	4	—	10	ms	Total time to perform both stages of Bulk Erase and accept the next command.
TDIS	High Voltage Discharge Time	100	—	—	μs	Time to discharge high voltage.
VSW	Self-write/erase voltage	2.0	—	—	V	Minimum voltage to perform a Row Erase or self-write to the Flash memory.
Tsw	Self-write/erase timing	2.0	—	5	ms	Time allotted to perform a Row Erase or a write to one word of the self-write Flash.

PIC16F527

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscent Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 9781620763124

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Osaka
Tel: 81-66-152-7160
Fax: 81-66-152-9310

Japan - Yokohama
Tel: 81-45-471- 6166
Fax: 81-45-471-6122

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-330-9305

Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820

11/29/11