



PolarFire® SoC FPGA: Interrupt Latency and Data Transfer Throughput Measurements

Introduction

Microchip's PolarFire® SoC FPGAs include the industry's RISC-V based Microprocessor Subsystem (MSS) and FPGA fabric that inherits all the features of the PolarFire family. The PolarFire SoC MSS includes 5x 64-bit RISC-V processor cores, AXI switch, DDR controller, Fabric Interface Controllers (FIC), and a rich set of peripherals. It also offers an unparalleled combination of low power consumption, thermal efficiency, and defense-grade security for smart, connected systems. It is the first SoC FPGA with a deterministic L2 memory subsystem enabling real-time applications. Built on the award-winning, mid-range, low-power PolarFire FPGA architecture, PolarFire SoC devices deliver up to 50% lower power than alternative FPGAs, span from 25k to 460k logic elements, and feature 12.7G transceivers.

Microchip's PolarFire SoC Icicle kit features an MPFS250T PolarFire SoC device and on-board memories such as LPDDR4, SPI, and eMMC flash for running Linux. For more information, see the [PolarFire® SoC FPGA ICICLE Kit User Guide](#).

The following measurements are performed on PolarFire SoC FPGA:

- Interrupt latency difference between Global and Local interrupts.
- Data transfer throughput is measured from LIM to Fabric LSRAM and Fabric LSRAM to LIM.

Interrupt latency refers to the delay between the start of an Interrupt and the detection of the interrupt by the processor in the application. The interrupt latency is expressed in processor clock cycles. Latency measurement is carried out and compared between Local interrupt and Global interrupt using the Bare metal application. Local interrupts are signaled directly to an individual hart with a dedicated interrupt value. This allows for reduced interrupt latency. Global interrupts by contrast, are routed through a Platform-Level Interrupt Controller (PLIC), which can direct interrupts to any hart in the system through the external interrupt.

For more information, see the [PolarFire SoC FPGA MSS Technical Reference Manual](#).

The interrupt latency and the data transfer throughput are measured using the PolarFire SoC FPGA Icycle kit. The following table lists the configuration used for the measurements.

Table 1. System Configuration

System Configuration	Description
Device	PolarFire SoC FPGA, RISC-V 64-bit
Application	Bare Metal
CPU Core Frequency	625 MHz
Compiler	RISC-V GCC
Target Processor	riscv64
Tool Chain	SoftConsole v2021.1
SoftConsole Tool Optimization Level	None is used for interrupt latency measurement. Optimize fast (-Ofast) is used for data transfer throughput measurement between LIM and Fabric LSRAM.
MPFS-HAL	Version 1.8.117
Linker Script Settings	Instruction Tightly Integrated Memory (ITIM) used for the code section. Scratchpad is used for the stack.
FIC and Fabric Frequency	200 MHz
Interrupt Lines Used	MSS_INT_F2M0 (Local) and MSS_INT_F2M1 (Global)

Table of Contents


Introduction.....	1
1. Interrupt Latency Measurement	4
2. Data Transfers Throughput between LIM and FPGA Fabric LSRAM.....	6
3. Results.....	7
4. Conclusion.....	8
The Microchip Website.....	9
Product Change Notification Service.....	9
Customer Support.....	9
Microchip Devices Code Protection Feature.....	9
Legal Notice.....	10
Trademarks.....	10
Quality Management System.....	11
Worldwide Sales and Service.....	12

1. Interrupt Latency Measurement

Figure 1-1 shows the top-level block diagram for Interrupt latency measurement. The **Expose Interrupt ports to Fabric** option in the **PolarFire SoC MSS configurator > Misc** tab and the **Use Master interface** option in the **PolarFire SoC MSS configurator > Fabric Interface Controllers** tab are enabled. The Global or Local interrupt that is generated from the fabric interrupt_gen.v is connected to MSS F2M interrupt lines. The application running on the U54_1 processor clears the interrupt by writing to the fabric register using the FIC3 interface.

Interrupt lines used are MSS_INT_F2M0 and MSS_INT_F2M1. The common interrupt vector is used for global and local interrupts. The source of the interrupt is verified in the handle_trap function of mpfs_hal by reading mcause Control and Status Register (CSR).

Figure 1-1. For Interrupt Latency Measurement



The following table lists the fabric logic address map for generating Local and Global interrupts.

Table 1-1. MSS Memory Map for Interrupt Generation

FIC3 Address	Data	Operation
0x40000000	0x1	Generates the local interrupt
0x40000000	0x0	Clears the interrupt
0x40000000	0x2	Generates the global interrupt
0x40000000	0x0	Clears the interrupt

Implementation

The MSS_INT_F2M0 port is used for the local interrupt and MSS_INT_F2M1 port is used for the Global interrupt. Both these interrupts are mapped to the U54_1 application core. The FIC3 is used for interfacing with the fabric interrupt generation logic. The MMUART port is enabled for serial communication.

See Table 1-1 for generating Local and Global interrupts.

For measuring the interrupt latency, the hardware performance monitoring CSR “mcycle” is read before asserting an interrupt. The mcycle CSR is again read as soon as the interrupts enter the trap vector function, as shown in Figure 1-2. The time difference between mcycle read values are used to measure the interrupt latency.

Figure 1-2. Stop mcycle CSR in entry.S

SC softconsole_project_latency - Latency_measure_app/src/platform/mpfs_hal/entry.S - SoftConsole v6.6.0.463

```

226 li a1, HLS_DATA_PASSED_WFI
227 STORE a1, 0(tp)
228 j main_other_hart
229 .LoopForeverOther:
230 #in case of return, loop forever. nop's added so can be seen in debugger
231 nop
232 nop
233 j .LoopForeverOther
234
235 /*****
236 /***** interrupt handling below here *****/
237 /*****/
238 trap_vector:
239 # The mscratch register is an XLEN-bit read/write register dedicated for us
240 # Typically, it is used to hold a pointer to a machine-mode hart-local cont
241 # with a user register upon entry to an M-mode trap handler.
242 # In this implementation, we are not using HLS
243 # csrrw sp, mscratch, sp #copy sp to mscratch, and msra
244 csrr a1, mcycle
245 addi sp, sp, -INTEGER_CONTEXT_SIZE # moves sp down stack to make I
246 # INTEGER_CONTEXT_SIZE area
247 # Preserve the registers.
248 STORE sp, 2*REGBYTES(sp) # sp
249 STORE a0, 10*REGBYTES(sp) # save a0,a1 in the created CONTEXT
250 # STORE a1, 11*REGBYTES(sp)
251 STORE ra, 1*REGBYTES(sp)
252 STORE gp, 3*REGBYTES(sp)
253 STORE tp, 4*REGBYTES(sp)
254 STORE t0, 5*REGBYTES(sp)
  
```

2. Data Transfers Throughput between LIM and FPGA Fabric LSRAM

Figure 2-1 shows the block diagram for measuring the throughput for data transfers between LIM and fabric LSRAM. LSRAM block is connected to the MSS using the FIC0 interface. The core complex Direct Memory Access (DMA) is used for data transfers between LIM and LSRAM, and throughput is measured. To achieve this, the PDMA driver is added to the Bare Metal application and configured with required registers. See Table 2-1 for fabric LSRAM and LIM address map.

Figure 2-1. Data Transfers between LIM and FPGA Fabric LSRAM




Table 2-1. Memory Map for Data Transfer Between LIM and Fabric LSRAM

Address Range Used	Memory
0x61000000 to 0x61ffff	Fabric LSRAM
0x08000000 to 0x08100000	LIM

Implementation

To perform LSRAM to LIM data transfer, the fabric LSRAM is initialized by the application core (U54_1), with an incremental data pattern. Core complex DMA is initialized by declaring DMA channel and configured by writing to the channel registers —source address (LSRAM), destination address (LIM), and number of bytes to transfer. The DMA transfer is initiated using setup transfer and start DMA transfer functions. DMA transfer complete status is checked, then the LIM data is read and verified.

To perform LIM to LSRAM data transfer, the source address is replaced with the destination address and vice-versa. The same process as described in preceding paragraph is repeated.

For measuring the data transfer throughput, CSR mcycle is read before DMA transfer and after the DMA transfer completion. The time difference between mcycle read values are used to convert into bits/seconds.

3. Results

The following table lists the interrupt latency measurement results.

Table 3-1. Interrupt Latency Measurement Results

Interrupt Type	Interrupt Latency
Global	37 core clock cycles
Local	30 core clock cycles
CLINT Software Interrupt	16 core clock cycles

Note: Software CLINT latency is generated in u54_1 core and handled in mtrap function.

Table 3-2. Data Transfer Throughput Between LIM and Fabric LSRAM using MSS PDMA

Transfer Size in Bytes	LSRAM to LIM		LIM to LSRAM	
	Core Clock Cycles	Mbits/Seconds	Core Clock Cycles	Mbits/Seconds
1 Kbyte	965	5350.052	1061	4862.298
4 Kbytes	3439	5969.105	3683	5572.789
8 Kbytes	6743	6081.663	7169	5719.872
16 Kbytes	13363	6134.032	14165	5786.537
32 Kbytes	26521	6179.61	28129	5826.251
64 Kbytes	52933	6191.403	56033	5848.817
128 Kbytes	105719	6199.544	112009	5851.376
256 Kbytes	211439	6199.28	223789	5857.155

4. Conclusion

This white paper provides the latency measurements for the Global and Local interrupts, and the throughput measurements for data transfers between LIM and Fabric LSRAM. The Local interrupt detection time is seven core clock cycles faster than the Global interrupt detection. For a DMA transfer of size 64 Kbytes, a throughput of 6191 Mbps for LSRAM to LIM and 5848 Mbps for LIM and LSRAM can be achieved.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-8434-9

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820