

AVR64EA28/32/48 Silicon Errata and Data Sheet Clarifications

AVR64EA28/32/48



The AVR64EA28/32/48 devices you have received conform functionally to the current device data sheet (www.microchip.com/DS40002443), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the AVR64EA28/32/48 devices.

Notes:

- This document summarizes all the silicon errata issues from all the silicon revisions, previous and current
- Refer to the Device/Revision ID section in the current device data sheet (www.microchip.com/DS40002443) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance

1. Silicon Issue Summary

Legend

- Erratum is not applicable.
- X Erratum is applicable.

| Peripheral | Short Description | Valid for Silicon Revision | |
|------------|------------------------------------------------------------------------------------------------------|----------------------------|---------|
| | | Rev. B1 ⁽¹⁾ | Rev. B2 |
| Device | 2.2.1. NVM Programming Does Not Work Below 2.7V | X | - |
| | 2.2.2. Reduced Flash Endurance for VDD Below BODLEVEL3 | X | - |
| | 2.2.3. Write Operation Lost if Consecutive Writes to Specific Address Spaces | X | X |
| | 2.2.4. Limitation on Flash Boot Size and Flash Code Size Fuses | - | X |
| CRCSCAN | 2.3.1. Running CRC Scan on Part of The Flash is Non-Functional | X | - |
| NVMCTRL | 2.4.1. Flash Multi Page Erase Non-Functional from UPDI | X | X |
| | 2.4.2. Flash-Self Programming Failing When Flash Read During Programming | X | - |
| USART | 2.5.1. Receiver Non-Functional after Detection of Inconsistent Synchronization Field | X | X |

Note:

1. This revision is the initial release of the silicon.

2. Silicon Errata Issues

2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

2.2 Device

2.2.1 NVM Programming Does Not Work Below 2.7V

Performing an erase or write operation when V_{DD} is below 2.7V may fail. Recommending to make sure that V_{DD} is above 2.7V before starting an erase or a write operation. Alternatively, BOD can be enabled with a level set to BODLEVEL2 or higher.

Work Around

None.

Affected Silicon Revisions

| Rev. B1 | Rev. B2 |
|---------|---------|
| X | - |

2.2.2 Reduced Flash Endurance for V_{DD} Below BODLEVEL3

If operating at V_{DD} below BODLEVEL3, Flash endurance is reduced to 1k erase/write cycles. The reduction is independent of the V_{DD} level during erase/write.

Work Around

None

Affected Silicon Revisions

| Rev. B1 | Rev. B2 |
|---------|---------|
| X | - |

2.2.3 Write Operation Lost if Consecutive Writes to Specific Address Spaces

An ST/STD/STS instruction to address ≥ 64 followed by either an ST/STD instruction to address < 64 or a write to the SLPCTRL.CTRLA register will cause a loss of the last write.

Work Around

To avoid loss of write operation, use one of the following workarounds depending on address space:

- Insert an NOP instruction before writing to address < 64 , or use the OUT instruction instead of ST/STD
- Insert an NOP instruction before writing to SLPCTRL.CTRLA register

Affected Silicon Revisions

| Rev. B1 | Rev. B2 |
|---------|---------|
| X | X |

2.2.4 Limitation on Flash Boot Size and Flash Code Size Fuses

If CRC is enabled through fuse (CRCSRC in FUSE.SYSCFG0) or started from software using CRCSCAN, the Flash Boot Size (FUSE.BOOTSIZE) and Flash Code Size (FUSE.CODESIZE) must be configured to be a multiple of 512 bytes (LSb of FUSE.BOOTSIZE and FUSE.CODESIZE must be '0').

Work Around

None.

Affected Silicon Revisions

| Rev. B1 | Rev. B2 |
|---------|---------|
| - | X |

2.3 CRCSCAN - Cyclic Redundancy Check Memory Scan

2.3.1 Running CRC Scan on Part of The Flash is Non-Functional

- Running CRC scan on the boot section does not work if FUSE.BOOTSIZE is different from 0x00
- Running CRC scan on the boot and application section does not work if FUSE.CODESIZE is different from 0x00
- Running CRC scan on the entire Flash works

Work Around

None

Affected Silicon Revisions

| Rev. B1 | Rev. B2 |
|---------|---------|
| X | - |

2.4 NVMCTRL - Nonvolatile Memory Controller

2.4.1 Flash Multi Page Erase Non-Functional from UPDI

Performing a Flash multi-page erase (writing the CMD bitfield in NVMCTRL.CTRLA to FLMPERn) from UPDI does not work on the boot section. It is not recommended to use multi-page erase on any Flash section.

Work Around

Use Flash page erase (writing the CMD bitfield in NVMCTRL.CTRLA to 0x08).

Affected Silicon Revisions

| Rev. B1 | Rev. B2 |
|---------|---------|
| X | X |

2.4.2 Flash-Self Programming Failing When Flash Read During Programming

If data are read from the Flash NRWW section while the Flash RWW section is being written to or erased (Flash Page Write or Flash Page Erase), the erase or write may fail. Instruction fetch from the Flash NRWW section does not affect erase or write operation to the Flash RWW section.

Work Around

Alternative 1: RWW functionality not needed

- Do not use flash self-programming when executing from the NRWW section

Alternative 2: RWW functionality needed

- Enable BOD in continuous mode (in FUSE.BODCFG, set bitfield LVL to BODLEVEL1 or higher and bitfield ACTIVE to 0x3)
- Do not use the *Flash Page Erase and Page Write* operation (writing the CMD bitfield in NVMCTRL.CTRLA to 0x05). Execute Flash Page Erase and Flash Page Write as two separate operations instead.

Affected Silicon Revisions

| Rev. B1 | Rev. B2 |
|---------|---------|
| X | - |

2.5 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

2.5.1 Receiver Non-Functional after Detection of Inconsistent Synchronization Field

The USART Receiver becomes non-functional when the Inconsistent Synchronization Field Interrupt Flag (ISFIF) in the Status (USARTn.STATUS) register is set. The ISFIF interrupt flag is set when the Receiver Mode (RXMODE) bit field in the Control B (USARTn.CTRLB) register is configured to Generic Auto-Baud (GENAUTO) or LIN Constrained Auto-Baud (LINAUTO) mode, and the received synchronization frame does not conform to the conditions described in the data sheet. Clearing the flag does not re-enable the USART Receiver.

Work Around

When the ISFIF interrupt flag is set, disable and re-enable the USART Receiver by first writing a '0' and then a '1' to the Receiver Enable (RXEN) bit in the Control B (USARTn.CTRLB) register.

Affected Silicon Revisions

| Rev. B1 | Rev. B2 |
|---------|---------|
| X | X |

3. Data Sheet Clarifications

Note the following typographic corrections and clarifications for the latest version of the device data sheet (www.microchip.com/DS40002443).

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

3.1 SPI - Serial Peripheral Interface

A clarification has been made to the *Operation - Client Mode* section. The last sentence is removed.

26.3.2.2 Client Mode

In Client mode, the SPI peripheral receives the SPI clock and Client Select from a Host. Client mode supports three operational modes: One Normal mode and two configurations for the Buffered mode. In Client mode, the control logic will sample the incoming signal on the SCK pin. **To ensure correct sampling of this clock signal, the minimum low and high periods must each be longer than two peripheral clock cycles.**

3.2 SPI - Serial Peripheral Interface

A clarification has been made to the *Operation - Client Mode - Buffer Mode* section.

26.3.2.2.2 Buffer Mode

The SPI peripheral can be configured in Buffered mode by writing a '1' to the Buffer Mode Enable (BUFEN) bit in the Control B (SPIn.CTRLB) register to avoid data collisions.

This mode will enable two receive buffers and one transmit buffer. Both will have separate interrupt flags, transmit complete and receive complete. *Figure 26-1* shows the extra buffers.

When Buffer mode is enabled, it can work in two different ways. The Buffer Mode Wait for Receive (BUFWR) bit in the Control B (SPIn.CTRLB) register controls how the Buffer mode works. The details of how they work, including timing diagrams, are described below.

Note: When operating as a client in Buffered mode and the SPI clock is close to maximum frequency, the client may not be able to set up data in time for the first sample edge during back-to-back transfers. Refer to the *Electrical Characteristics - SPI* section for details.

3.3 Electrical Characteristics - Supply Voltage

Some clarifications have been made to the *Supply Voltage* table.

Table 35-4. Supply Voltage


| Symbol | Min. | Typ. † | Max. | Unit | Conditions |
|-----------------------------------------------|--------------------|--------|------|------|-----------------------------------|
| Supply Voltage ⁽¹⁾ | | | | | |
| V _{DD} | 1.8 ⁽²⁾ | — | 5.5 | V | |
| RAM Data Retention ⁽³⁾ | | | | | |
| V _{DR} | 1.7 | — | — | V | Device in Power-Down mode |
| Power-on Reset Release Voltage ⁽⁵⁾ | | | | | |
| V _{POR} | — | 1.6 | — | V | BOD disabled ⁽⁴⁾ |
| t _{POR} | — | — | — | µs | BOD disabled ⁽⁴⁾ |
| Power-on Reset Re-Arm Voltage ⁽⁵⁾ | | | | | |
| V _{PORR} | — | 1.1 | — | V | BOD disabled ⁽⁴⁾ |
| t _{PORR} | — | — | — | µs | BOD disabled ⁽⁴⁾ |
| V _{DD} Slope ⁽⁶⁾ | | | | | |
| S _{VDD} | — | — | 0.2 | V/µs | BOD disabled⁽⁴⁾ |

† Unless otherwise specified, data in the “Typ.” column is at T_A = 25°C and V_{DD} = 3.0V. These parameters are not tested and are for design guidance only.

Notes:

1. During Chip Erase, the Brown-out Detector (BOD) configured with BODLEVEL0 is forced ON. The erase attempt will fail if the supply voltage V_{DD} is below V_{BOD} for BODLEVEL0.
2. Operation is ensured down to 1.8V or BOD triggering level V_{BOD} when BOD is active.
3. This is the limit to which V_{DD} can be lowered in sleep mode without losing RAM data.
4. Refer to 35.11. RSTCTRL and BOD for BOD trip point information.
5. Refer to Figure 35-1.
6. For design guidance only and not tested in production.

Figure 35-1. $\overline{\text{POR}}$ and $\overline{\text{POR}}$ Re-Arm with Slow Rising V_{DD}



Note: When $\overline{\text{POR}}$ is low, the device is held in Reset.

3.4 Electrical Characteristics - Peripherals Power Consumption

Some clarifications have been made to the *Peripheral Power Consumption* table.

Table 35-6. Peripheral Power Consumption⁽¹⁾

| Operating conditions: $V_{DD} = 3.0V$ $T_A = 25^{\circ}C$ OSCHF at 20 MHz with a prescaler division factor of six used as clock source Device in Standby sleep mode | | | | | | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------|------|-------------|--------------|---------------|------|----------------------------------------------------------------------------------------------------------|
| Symbol | Description | Min. | Typ. † | Max. 85°C | Max. 125°C | Unit | Conditions |
| I _{DD_WDT} | Watchdog Timer (WDT) | — | 0.68 | — | — | μA | 32.768 kHz internal oscillator |
| I _{DD_BG} | Bandgap | — | 19 | — | — | μA | |
| I _{DD_VREF} | Voltage Reference (VREF) | — | 54 | — | — | μA | DACOREF.REFSEL = 0x1 (2.048V) Excluding bandgap |
| | | — | 48 | — | — | μA | ACREF.REFSEL = 0x1 (2.048V) Excluding bandgap |
| I _{DD_BOD} | Brown-out Detector (BOD) | — | 14 | — | — | μA | Brown-out Detect (BOD) continuous Excluding bandgap |
| | | — | 0.60 | — | — | μA | Brown-out Detect (BOD) sampling @128 Hz, including I _{DD_OSC32K} Excluding bandgap |
| | | — | 0.40 | 6 | — | μA | Brown-out Detect (BOD) sampling @32 Hz, including I _{DD_OSC32K} Excluding bandgap |
| I _{DD_TCA} | 16-bit Timer/Counter Type A (TCA) | — | 38 | — | — | μA | Device in Idle sleep mode |
| I _{DD_TCB} | 16-bit Timer/Counter Type B (TCB) | — | 19 | — | — | μA | |
| I _{DD_RTC} | Real-Time Counter (RTC) | — | 18 | — | — | μA | 32.768 kHz internal oscillator (OSC32K) |
| I _{DD_OSC32K} | 32.768 kHz Internal Oscillator (OSC32K) | — | 0.42 | — | — | μA | |
| I _{DD_XOSC32K} | 32.768 kHz Crystal Oscillator (XOSC32K) | — | 1.3 | — | — | μA | XOSC32CTRLA.LPMODE Enabled ESR = 50 kΩ, C_L = 12.5 pF |
| | | — | 5.7 | — | — | μA | XOSC32CTRLA.LPMODE Disabled ESR = 50 kΩ, C_L = 12.5 pF |
| I _{DD_OSCHF} | Internal High Frequency Oscillator (OSCHF) | — | 85 | — | — | μA | |
| I _{DD_XOSCHF} | High Frequency Crystal Oscillator (XOSCHF) | — | — | — | — | μA | |
| I _{DD_ADC} | Analog-to-Digital Converter (ADC) | — | 295 | — | — | μA | CTRLC.REFSEL = 0x0 (V_{DD}) |
| | | — | 570 | — | — | μA | CTRLC.REFSEL = 0x5 (Internal reference 2.048V) |
| I _{DD_AC} | Analog Comparator (AC) | — | 150 | — | — | μA | CTRLA.POWER = 0x0, device in Idle sleep mode |
| | | — | 110 | — | — | μA | CTRLA.POWER = 0x1, device in Idle sleep mode |

.....continued

Operating conditions:

$V_{DD} = 3.0V$

$T_A = 25^{\circ}C$

OSCHF at 20 MHz with a prescaler division factor of six used as clock source

Device in Standby sleep mode

| Symbol | Description | Min. | Typ. † | Max. 85°C | Max. 125°C | Unit | Conditions |
|---------------------------|-------------------------------------------------------------------------|------|------------|--------------|---------------|------|----------------------------------------------------------------------|
| I _{DD_DAC} | Digital-to-Analog Converter (DAC) | — | 106 | — | — | μA | V _{DACREF} = 1.024V, device in Idle sleep mode |
| | | — | 125 | — | — | μA | V _{DACREF} = 4.096V, device in Idle sleep mode |
| | | — | 100 | — | — | μA | V _{DACREF} = V _{DD} , device in Idle sleep mode |
| I _{DD_USART} | Universal Synchronous and Asynchronous Receiver and Transmitter (USART) | — | 51 | — | — | μA | USART Enabled @9600 Baud |
| I _{DD_SPI} | Serial Peripheral Interface (SPI) | — | 14 | — | — | μA | SPI Host @100 kHz, device in Idle sleep mode |
| I _{DD_TWI} | Two-Wire Interface (TWI) | — | 56 | — | — | μA | TWI Host @100 kHz, device in Idle sleep mode |
| | | — | 46 | — | — | μA | TWI Client @100 kHz, device in Idle sleep mode |
| I _{DD_NVM_ERASE} | Flash Programming Erase | — | 7 | — | — | mA | |
| I _{DD_NVM_WRITE} | Flash Programming Write | — | 10 | — | — | mA | |

† Unless otherwise specified, data in the "Typ." column is at $T_A = 25^{\circ}C$ and $V_{DD} = 3.0V$. These parameters are not tested and are for design guidance only.

Notes:

- The module's current consumption only. To calculate the total internal power consumption of the microcontroller, add the power consumption values of all the peripherals and the clock sources used to the base power consumption given in 35.5. Power Consumption.
- Average power consumption with the following conditions:**
 - Single-ended 12-bit ADC
 - ADC active in Free Running mode
 - CLK_ADC = 1 MHz
 - Device in Idle sleep mode

3.5 Electrical Characteristics - I/O Pins

A clarification has been made to the *I/O Pin Specifications* table.

Table 35-7. I/O Pin Specifications

| Symbol | Description | Min. | Typ. † | Max. | Unit | Conditions |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|-----------------------|--------|-----------------------|------|--------------------------------------------------------------------------------------------|
| Input Low Voltage | | | | | | |
| V _{IL} | I/O PORT: | | | | | |
| | • with Schmitt Trigger buffer | — | — | 0.2 × V _{DD} | V | INLVL = 0 |
| | • with TTL levels | — | < 0.8 | — | V | V _{DD} > 2.7V INLVL = 1 |
| | RESET pin | — | — | 0.2 × V _{DD} | V | |
| Input High Voltage | | | | | | |
| V _{IH} | I/O PORT: | | | | | |
| | • with Schmitt Trigger buffer | 0.8 × V _{DD} | — | — | V | INLVL = 0 |
| | • with TTL levels | — | > 2.0 | — | V | V _{DD} > 2.7V INLVL = 1 |
| | RESET pin | 0.8 × V _{DD} | — | — | V | |
| Input Leakage Current ⁽¹⁾ | | | | | | |
| I _{IL} | I/O PORTS | — | < 50 | — | nA | GND ≤ V _{PIN} ≤ V _{DD} , pin at high-impedance, T _A = 85°C |
| | RESET pin ⁽²⁾ | — | < 50 | — | nA | GND ≤ V _{PIN} ≤ V _{DD} , pin at high-impedance, T _A = 85°C |
| Pull-up Resistance | | | | | | |
| R _p | | — | 26 | — | kΩ | |
| Output Low Voltage | | | | | | |
| V _{OL} | Standard I/O ports | — | — | — | V | I _{OL} = 6 mA, V _{DD} = 3.0V |
| Output High Voltage | | | | | | |
| V _{OH} | Standard I/O ports | — | — | — | V | I _{OH} = 6 mA, V _{DD} = 3.0V |
| I/O Slew Rate | | | | | | |
| t _{SR} | Rising slew rate | — | 45 | — | ns | PORTCTRL.SRL = 0x01 |
| | Rising slew rate | — | 22 | — | ns | PORTCTRL.SRL = 0x00 |
| | Falling slew rate | — | 30 | — | ns | PORTCTRL.SRL = 0x01 |
| | Falling slew rate | — | 16 | — | ns | PORTCTRL.SRL = 0x00 |
| Pin Capacitance | | | | | | |
| C _{IO} | All I/O pins | — | 5 | — | pF | |
| <p>† Unless otherwise specified, data in the “Typ.” column is at T_A = 25°C and V_{DD} = 3.0V. These parameters are not tested and are for design guidance only.</p> <p>Notes:</p> <ol style="list-style-type: none"> The negative current is defined as the current sourced by the pin. The leakage current on the $\overline{\text{RESET}}$ pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. A higher leakage current may occur at different input voltages. | | | | | | |

3.6 Electrical Characteristics - RSTCTRL and BOD

A clarification has been made to change the Brown-out Detect Voltage (V_{BOD}) in the *Reset*, *WDT*, *Oscillator Start-up Timer*, *Power-up Timer* and *Brown-out Detector Specifications* table.

Table 35-15. Reset, WDT, Oscillator Start-up Timer, Power-up Timer, Brown-out Detector Specifications

| Symbol | Description | Min. | Typ. † | Max. | Unit | Conditions |
|-----------------|--------------------------------------------------------|------|-------------|-------------|------------------|---------------------------|
| t_{RST}^* | RESET pin pulse-width low to ensure a Reset | 2.5 | — | — | μs | |
| $R_{RST_UP}^*$ | RESET pin pull-up resistor | — | 35 | — | $\text{k}\Omega$ | |
| T_{OST}^* | Oscillator start-up timer period ⁽¹⁾ | — | 1024 | — | cycles | |
| V_{BOD+} | Brown-out Detect Voltage, rising slope ⁽²⁾ | — | 1.75 | — | V | BODLEVEL0 |
| | | | 1.90 | 2.10 | V | BODLEVEL1 |
| | | | 2.60 | 2.80 | V | BODLEVEL2 |
| | | | 4.30 | 4.60 | V | BODLEVEL3 |
| V_{BOD-} | Brown-out Detect Voltage, falling slope ⁽²⁾ | — | 1.62 | 1.75 | V | BODLEVEL0 |
| | | | 1.80 | 1.90 | V | BODLEVEL1 |
| | | | 2.43 | 2.60 | V | BODLEVEL2 |
| | | | 4.05 | 4.30 | V | BODLEVEL3 |
| V_{BOD_HYS} | Brown-out Detect hysteresis | — | 25 | — | mV | |
| t_{BOD_ST} | Brown-out Detect start-up time from sleep | — | 30 | — | μs | |
| t_{BOD} | BOD sampling time when used in Sampling mode | — | $1/f_{BOD}$ | — | ms | |
| t_{BOD_RST} | Brown-out Reset response time | — | 4 | — | μs | $V_{DD} = V_{BOD} - 0.1V$ |

† Unless otherwise specified, data in the “Typ.” column is at $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.0V$. These parameters are not tested and are for design guidance only.

* These parameters are characterized but not tested in production.

Notes:

- By design, the Oscillator Start-up Timer (T_{OST}) counts the first 1024 cycles, independent of frequency.
- V_{DD} and GND must be capacitively decoupled as close to the device as possible to ensure these voltage tolerances. Recommended values are 0.1 μF and 0.01 μF in parallel.

3.7 Electrical Characteristics - SPI

Some clarifications have been made to the *Timing Specifications in Host Mode* and *Timing Specifications in Client Mode* tables. Note that some rows have been deleted.

Table 35-19. SPI - Timing Specifications in Host Mode

| Symbol | Description | Min. | Typ. † | Max. | Unit | Condition |
|-------------|---------------------|-------------------------|----------------------|------------------|------|-----------|
| f_{SCK}^* | SCK clock frequency | — | — | $f_{CLK_PER}/2$ | MHz | |
| T_{SCK}^* | SCK period | $2 \times T_{CLK_PER}$ | — | — | ns | |
| t_{SCKW} | SCK high/low width | — | $0.5 \times T_{SCK}$ | — | ns | |
| t_{MIS} | MISO setup to SCK | — | T_{CLK_PER} | — | ns | |
| t_{MIH} | MISO hold after SCK | — | 0 | — | ns | |
| t_{MOS} | MOSI setup to SCK | — | $0.5 \times T_{SCK}$ | — | ns | |
| t_{MOH} | MOSI hold after SCK | — | $0.5 \times T_{SCK}$ | — | ns | |

† Unless otherwise specified, data in the “Typ.” column is at $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.0V$. These parameters are not tested and are for design guidance only.

* These parameters are characterized but not tested in production.

Table 35-20. SPI - Timing Specifications in Client Mode

| Symbol | Description | Min. | Typ. † | Max. | Unit | Condition |
|----------------------|-----------------------------|--------------------------|-----------------|-------------------------|------|---------------------------------------------|
| f _{SSCK} * | Client SCK clock frequency | — | — | f _{CLK_PER} /6 | MHz | |
| T _{SSCK} * | Client SCK period | 6 × T _{CLK_PER} | — | — | ns | |
| t _{SSCKW} * | SCK high/low width | 3 × T _{CLK_PER} | — | — | ns | |
| t _{SIS} * | MOSI setup to SCK | 0 | — | — | ns | |
| t _{SIH} * | MOSI hold after SCK | 3 × T _{CLK_PER} | — | — | ns | |
| t _{SSS} * | SS setup to SCK | T _{CLK_PER} | — | — | ns | |
| t _{SSH} * | SS hold after SCK | T _{CLK_PER} | — | — | ns | |
| t _{SOS} | MISO valid after SCK | — | t _{SR} | — | ns | f _{SSCK} ≥ f _{CLK_PER} /6 |
| | | | — | — | ns | f _{SSCK} < f _{CLK_PER} /6 |
| t _{SOSS} | MISO setup after SS low | — | t _{SR} | — | ns | |
| t _{SOSH} | MISO hold after SS low | — | t _{SR} | — | ns | |

† Unless otherwise specified, data in the “Typ.” column is at T_A = 25°C and V_{DD} = 3.0V. These parameters are not tested and are for design guidance only.

* These parameters are characterized but not tested in production.

3.8 Electrical Characteristics - AC

Some clarifications have been made to the *Analog Comparator Specifications* table.

Table 35-27. Analog Comparator Specifications

| Operating conditions: V _{DD} = 3.0V T _A = 25°C | | | | | | |
|--------------------------------------------------------------------------|------------------------------------|------------|------------|-----------------|-----------|--------------------------------------------------------------|
| Symbol | Description | Min. | Typ. † | Max. | Unit | Conditions |
| V _{IN} * | Input voltage range | -0.2 | — | V _{DD} | V | |
| I _L | Input leakage current | — | 5 | — | nA | |
| V _{OFF} | Input offset voltage | -30 | ±10 | 30 | mV | 0.1V < V_{IN} < (V_{DD} - 0.1V) |
| CMRR * | Common mode input rejection ratio | — | 70 | — | dB | 0.1V < V _{IN} < (V _{DD} - 0.1V) |
| V _{HYST} | Hysteresis | — | 10 | — | mV | CTRLA.HYSMODE = 0x1 |
| | | — | 20 | — | | CTRLA.HYSMODE = 0x2 |
| | | — | 30 | — | | CTRLA.HYSMODE = 0x3 |
| t _{RESP} * | Response time, rising edge | — | 50 | — | ns | CTRLA.POWER = 0x0, |
| | Response time, falling edge | — | 150 | — | ns | V _{CM} = V _{DD} /2 |

† Unless otherwise specified, data in the “Typ.” column is at T_A = 25°C and V_{DD} = 3.0V. These parameters are not tested and are for design guidance only.

* These parameters are characterized but not tested in production.

4. Document Revision History

Note: The document revision is independent of the silicon revision.

4.1 Revision History

| Doc. Rev. | Date | Comments |
|-----------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| D | 02/2024 | <p>Updated Silicon Revision: B2</p> <p>Added errata:</p> <ul style="list-style-type: none"> • Device: 2.2.3. Write Operation Lost if Consecutive Writes to Specific Address Spaces <p>Added Data Sheet Clarifications:</p> <ul style="list-style-type: none"> • SPI: <ul style="list-style-type: none"> - 3.1. SPI - Serial Peripheral Interface - 3.2. SPI - Serial Peripheral Interface • Electrical Characteristics: <ul style="list-style-type: none"> - 3.5. Electrical Characteristics - I/O Pins - 3.7. Electrical Characteristics - SPI |
| C | 11/2023 | <p>Added Silicon Revision: B2</p> <p>Added errata:</p> <ul style="list-style-type: none"> • Device: 2.2.4. Limitation on Flash Boot Size and Flash Code Size Fuses <p>Added Data Sheet Clarifications:</p> <p>Electrical Characteristics:</p> <ul style="list-style-type: none"> • 3.3. Electrical Characteristics - Supply Voltage • 3.4. Electrical Characteristics - Peripherals Power Consumption • 3.6. Electrical Characteristics - RSTCTRL and BOD • 3.8. Electrical Characteristics - AC |
| B | 06/2023 | <p>Added errata:</p> <ul style="list-style-type: none"> • Device: 2.2.3. Write Operation Lost if Consecutive Writes to Specific Address Spaces • NVMCTRL: 2.4.2. Flash-Self Programming Failing When Flash Read During Programming <p>Removed errata:</p> <ul style="list-style-type: none"> • NVMCTRL: <i>Flash Page Erase/Write Operation Non-Functional</i> |
| A | 02/2023 | Initial document release |

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure

that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-3795-0

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p> | <p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p> | <p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p> | <p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Ra'anana Tel: 972-9-744-7705</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p> |