PIC18(L)F25/45K22 Rev. A2/A3/A4/A5 Silicon Errata and Data Sheet Clarification

The PIC18(L)F25/45K22 family devices that you have received conform functionally to the current Device Data Sheet (DS41412F), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC18(L)F25/45K22 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A5).

Data Sheet clarifications and corrections start on page 7, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
 - b) For MPLAB X IDE, select <u>Window > Dashboard</u> and click the **Refresh Debug**Tool Status icon ().
- 5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18(L)F25/45K22 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽²⁾					
Part Number	Device ID.	A2	А3	A4	A5		
PIC18F25K22	0101 0101 010x xxxx	0 0010	0 0011	0 0100	0 0101		
PIC18LF25K22	0101 0101 011x xxxx	0 0010	0 0011	0 0100	0 0101		
PIC18F45K22	0101 0101 000x xxxx	0 0010	0 0011	0 0100	0 0101		
PIC18LF45K22	0101 0101 001x xxxx	0 0010	0 0011	0 0100	0 0101		

Note 1: The Device ID is located in the last configuration memory space.

2: Refer to the "PIC18(L)F2XK22/4XK22 Flash Memory Programming Specification" (DS41398) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	F	Affe Revis	cted ions ⁽	1)
		Number	·	A2	А3	A4	A5
Voltage Reference	Default Value	1.1	VREFCON0 = 0x00 at Reset.	Χ	Х		
Voltage Reference	Internal Reference	1.2	Reference may be unstable at low temperatures.	Х	Х		
HLVD	HLVD module	2.	The HLVD module does not function.	Χ	Х		
Comparators	CxSYNC Control	3.	The comparator output to the device pin (Cx) always bypasses the Timer1 synchronization latch.	X	Х		
HS Oscillator	HS Oscillator Start-up	4.	HS oscillator may not start at low voltage/high temperature.	Х	Х		
Clock Switching	Fail-Safe mode	5.1	Execution is delayed when waking from Sleep.	Х	Х		
Clock Switching	Fail-Safe Clock Monitor	5.2	When the FCMEN Configuration bit is set and the IESO Configuration bit is not set, then a clock failure during Sleep will not be detected.	Х	Х	Х	Х
CTMU	Current Source	6.1	Current source is noisy.	Χ	Х		
CTMU	Control Register	6.2	Control registers are not cleared by Resets.	Х	Х		
CCP3, CCP4 and CCP5	PWM mode	7.	Clock selection by CCP2 only.	Х	Х		
ADC	GO/DONE bit	8.	GO/DONE bit gets stuck.	Χ	Χ		
Power-on Reset (POR)	Power-on Reset	9.	Transient current spikes on some parts during power-up may cause the part to become stuck in Reset.	X	Х	Х	
Timer1/3/5 Gate	Timer1/3/5 Gate	10.	The Timer1/3/5 gate times cannot be resolved to the two Least Significant bits, when using Fosc as the Timer1/3/5 source.	X	Х	Х	X
Timer1/3/5	Interrupt	11.	When the timer is operated in Asynchronous External Input mode, unexpected interrupt flag generation may occur.	Х	Х	Х	Х
EUSART	EUSART Asynchronous Operation	12.1	The EUSART asynchronous operation may miss the Start bit edge.	X	Х	Х	
EUSART	EUSART Synchronous Operation	12.2	LSb of transmitted data can be corrupt.	X	Х	Х	Х
MSSP (Master Synchronous Serial Port)	SPI Master mode	13.1	Buffer Full (BF) bit or MSSP Interrupt Flag (SSPIF) bit becomes set half SCK cycle too early.	Х	Х	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A5).

1. Module: Voltage Reference

1.1 The default value of VREFCON0 after Reset is 0x00 instead of 0x10.

Work around

Select the desired Fixed Voltage Reference buffer as part of initialization.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Χ				

1.2 Internal voltage reference may become unstable at cold temperature.

Work around

None.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Χ				

2. Module: HLVD

Although the HLVDIF flag will be set immediately after enabling the HLVD circuit, the HLVD module is not functional and should not be used.

Work around

None.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Χ				

3. Module: Comparators

The CxSYNC controls are inoperative. The comparator output (Cx) always bypasses the Timer1 synchronization latch.

Work around

None.

Affected Silicon Revisions

A2	А3	A4	A5		
Х	Х				

4. Module: HS Oscillator

The HS oscillator may not start when VDD is less than 3V, especially at high temperatures.

Work around

None.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Χ				

5. Module: Clock Switching

5.1 When Clock Fail-Safe mode or Clock Switchover mode is selected, then code execution will be delayed after waking from Sleep by the start-up time of the HFINTOSC.

Work around

Disable HFINTOSC stabilization time by setting the HFOFST bit of the Configuration register 3H.

Affected Silicon Revisions

A2	А3	A4	A5		
Х	Χ				

5.2 When the FCMEN Configuration bit is set and the IESO Configuration bit is not set, then a clock failure during Sleep will not be detected.

Work around

The IESO Configuration bit must also be set when the FCMEN Configuration bit is set.

A2	А3	A4	A5		
Χ	Χ	Χ	Χ		

6. Module: CTMU

6.1 Current source may be noisy to the CTMU module.

Work around

None.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Х				

6.2 CTMU control registers are not cleared by the RESET instruction or MCLR Reset.

Work around

Clear the CTMU control registers as part of device initialization.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Х				

7. Module: CCP3, CCP4 and CCP5

PWM mode does not work independently of CCP2. Clock selection is cross-wired with that of CCP2.

Work around

Use CCP1 and/or CCP2 for PWM applications. Reserve CCP3, CCP4 and CCP5 for capture and compare applications.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Χ				

8. Module: ADC

GO/DONE bit may become stuck in GO mode.

Work around

Use the ADC FRC clock selection to reduce the probability of the GO bit becoming stuck. To capture the events when the GO bit does become stuck, use one of the timers to determine if the GO bit stays set longer than expected. When this occurs, restart the ADC conversion by clearing the GO/DONE bit and then setting the GO/DONE bit.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Χ				

9. Module: Power-on Reset (POR)

There may be transient current spikes on some parts during power-up. If the application cannot supply enough current to get past these transients, then the part may become stuck in Reset.

Work around

Ensure that the application is capable of supplying at least 30 mA of transient current during power-up.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Х	Х			

10. Module: Timer1/3/5 Gate

The Timer gate times cannot be resolved to the two Least Significant timer bits when the source frequency is FOSC (TMRxCS[1:0]=01). This is because the gate edges are synchronized with the FOSC/4 clock.

Work around

None.

A2	А3	A4	A5		
Χ	Х	Х	Х		

11. Module: Timer1/3/5

When Timer1, Timer3 or Timer5 is operated in Asynchronous External Input mode, unexpected interrupt flag generation may occur if an external clock edge arrives too soon following a firmware write to the TMRxH:TMRxL registers. An unexpected interrupt flag event may also occur when enabling the module or switching from Synchronous to Asynchronous mode.

Work around

This issue only applies when operating the timer in Asynchronous mode. Whenever possible, operate the timer module in Synchronous mode to avoid spurious timer interrupts.

If Asynchronous mode must be used in the application, potential strategies to mitigate the issue may include any of the following:

- Design the firmware so it does not rely on the TMRxIF flag or keep the respective interrupt disabled. The timer still counts normally and does not reset to 0x0000 when the spurious interrupt flag event is generated.
- Design the firmware so that it does not write to the TMRxH:TMRxL registers or does not periodically disable/enable the timer, or switch modes. Reading from the timer does not trigger the spurious interrupt flag events.
- If the firmware must use the timer interrupts and must write to the timer (or disable/enable, or mode switch the timer), implement code to suppress the spurious interrupt event, should it occur. This can be achieved by following the process shown in Example 1.

EXAMPLE 1: ASYNCHRONOUS TIMER MODE WORK AROUND TO AVOID SPURIOUS INTERRUPT

```
//Timerl update procedure in asynchronous mode
//The code below uses Timer1 as example
T1CONbits.TMR1ON = 0;
                              //Stop timer from incrementing
                              //Temporarily disable Timer1 interrupt vectoring
PIE1bits.TMR1IE = 0;
TMR1H = 0x00;
                              //Update timer value
TMR1L = 0x00;
T1CONbits.TMR1ON = 1;
                              //Turn on timer
//Now wait at least two full T1CKI periods + 2T_{CY} before re-enabling Timer1 interrupts.
//Depending upon clock edge timing relative to TMR1H/TMR1L firmware write operation,
//a spurious TMR1IF flag event may sometimes assert. If this happens, to suppress
//the actual interrupt vectoring, the TMR1IE bit should be kept clear until
//after the "window of opportunity" (for the spurious interrupt flag event has passed).
//After the window is passed, no further spurious interrupts occur, at least
//until the next timer write (or mode switch/enable event).
while(TMR1L < 0x02);
                              //Wait for 2 timer increments more than the Updated Timer
                              //value (indicating more than 2 full T1CKI clock periods elapsed)
NOP();
                              //Wait two more instruction cycles
NOP();
PIR1bits.TMR1IF = 0;
                              //Clear TMR1IF flag, in case it was spuriously set
PIE1bits.TMR1IE = 1;
                              //Now re-enable interrupt vectoring for timer 1
```

A2	А3	A4	A5		
Χ	Χ	Χ	Χ		

12. Module: EUSART

12.1 The EUSART asynchronous operation has a probability of 1 in 256 of missing the Start bit edge for all combinations of BRGH and BRG16 values, other than BRGH = 1, BRG16 = 1.

Work around

Set BRGH = 1, and BRG16 = 1 and use this baud rate formula:

Baud_Rate= Fosc/[4([SPBRGH:SPBRGL]+1)]

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Χ	Χ			

12.2 In Synchronous mode operation, if SPBRG[H:L] = 0×0001 , any character that is put in TXREG while a character is still in TSR, will transmit TX9D as the LSb.

Work around

Use the TRMT bit in place of, or in addition to the TXIF bit to ensure that only one character is set to transmit at a time.

Affected Silicon Revisions

A2	А3	A4	A5		
Χ	Х	Х	Х		

13. Module: MSSP (Master Synchronous Serial Port)

13.1 SPI Master mode

When the MSSP is used in SPI Master mode and the CKE bit is clear (CKE = 0), the Buffer Full (BF) bit and the MSSP Interrupt Flag (SSPIF) bit becomes set half an SCK cycle early. If the user software immediately reacts to either of the bits being set, a write collision may occur as indicated by the WCOL bit being set.

Work around

To avoid a write collision one of the following methods should be used:

Method 1: Add a software delay of one SCK period after detecting the completed transfer (the BF bit or SSPIF bit becomes set) and prior to writing to the SSPBUF register. Verify the WCOL bit is clear after writing to SSPBUF. If the WCOL bit is set, clear the bit in software and rewrite the SSPBUF register.

Method 2: As part of the MSSP initialization procedure, set the CKE bit (CKE = 1).

A2	А3	A4	A5		
Χ	Χ	Χ	Χ		

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS41412F):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: ECCP

The auto-shutdown options for the ECCPxAS register (Register 14-5) have been changed as shown below in **bold**.

REGISTER 14-5: ECCPxAS: CCPX AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CCPxASE	CCPxAS<2:0>			PSSxA	AC<1:0>	PSSxB	D<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 CCPxASE: CCPx Auto-shutdown Event Status bit

if PxRSEN = 1;

- 1 = An Auto-shutdown event occurred; CCPxASE bit will automatically clear when event goes away; CCPx outputs in shutdown state
- 0 = CCPx outputs are operating

if PxRSEN = 0;

- 1 = An Auto-shutdown event occurred; bit must be cleared in software to restart PWM; CCPx outputs in shutdown state
 - CCFX outputs in strutuown st
- 0 = CCPx outputs are operating
- bit 6-4 CCPxAS<2:0>: CCPx Auto-Shutdown Source Select bits (1)
 - 000 = Auto-shutdown is disabled
 - 001 = Comparator C1 (async_C1OUT) output high will cause shutdown event
 - 010 = Comparator C2 (async_C2OUT) output high will cause shutdown event
 - 011 = Either Comparator C1 or C2 output high will cause shutdown event
 - 100 = FLT0 pin low level will cause shutdown event
 - 101 = FLT0 pin low level will cause shutdown event or

Comparator C1 (async_C1OUT) - output high will cause shutdown event

110 = FLT0 pin - low level will cause shutdown event or

Comparator C2 (async_C2OUT) - output high will cause shutdown event

111 = FLT0 pin - low level will cause shutdown event or

Comparators C1 or C2 - output high will cause shutdown event

- bit 3-2 PSSxAC<1:0>: Pins PxA and PxC Shutdown State Control bits
 - 00 = Drive pins PxA and PxC to '0'
 - 01 = Drive pins PxA and PxC to '1'
 - 1x = Pins PxA and PxC tri-state
- bit 1-0 PSSxBD<1:0>: Pins PxB and PxD Shutdown State Control bits
 - 00 = Drive pins PxB and PxD to '0'
 - 01 = Drive pins PxB and PxD to '1'
 - 1x = Pins PxB and PxD tri-state
- **Note 1:** If C1SYNC or C2SYNC bits in the CM2CON1 register are enabled, the shutdown will be delayed by Timer1.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (5/2010)

Initial release of this document.

Rev B Document (8/2010)

Updated errata to the new format; Updated for Revision A4 silicon release; Added Modules 5.2, 9.1, 9.2 and 10.

Data Sheet Clarifications: Added Module 1.

Rev C Document (7/2011)

Updated for Revision A5 silicon release; Module 9.1 errata fixed.

Data Sheet Clarifications: No changes.

Rev D Document (8/2011)

Added Module 11, EUSART; Module 11 errata fixed on Silicon revision A5.

Data Sheet Clarifications: No changes.

Rev E Document (2/2012)

Removed Module 9.2; Other minor corrections. Data Sheet Clarifications: Removed Module 1.

Rev F Document (7/2012)

Added MPLAB X IDE; Added Module 11.2.

Rev G Document (7/2014)

Added Module 11, Timer1/3/5.

Rev H Document (4/2015)

Added Module 12.3.

Rev J Document (7/2015)

Added Module 13.1, MSSP (Master Synchronous Serial Port); Removed Module 12.3, EUSART.

Rev K Document (12/2015)

Data Sheet Clarifications: Added Module 1: ECCP.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0081-3

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470
China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770

Fax: 81-3-6880-3771 Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 **Taiwan - Taipei**

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781 Italy - Venice

Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15