

Introduction [\(Ask a Question\)](#)

This guide provides pin and packaging information (such as bank assignments and mechanical information) for PolarFire[®] SoC FPGAs.

PolarFire SoC FPGAs feature a flexible I/O structure that supports a range of mixed voltages (1.1V, 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V) through bank selection. The HSIO and GPIO are configured as differential I/Os or two single-ended I/Os. For more information about HSIO, GPIO, and supported I/O standards, see [PolarFire FPGA and PolarFire SoC FPGA User I/O User Guide](#).

Table of Contents

Introduction.....	1
1. Packaging Overview.....	3
1.1. Bank Locations.....	3
1.2. Packaging Pin Assignment.....	11
1.3. Pin Descriptions.....	11
1.4. Package Pinouts.....	17
1.5. Mechanical Drawings.....	17
2. Package Material Information.....	28
3. Thermal Specifications.....	29
4. Thermal Management.....	31
4.1. System Level Heat Sink Solutions.....	31
5. Thermal Interface Material.....	32
5.1. Heat Sink Attachments.....	32
6. Heat Sink Removal Procedure.....	33
7. Recommended PCB Design Rules for BGA Packages.....	34
8. Package Marking.....	35
9. Packing and Shipping.....	36
10. Moisture Sensitive Level (MSL).....	37
11. Revision History.....	38
Microchip FPGA Support.....	40
Microchip Information.....	40
Trademarks.....	40
Legal Notice.....	40
Microchip Devices Code Protection Feature.....	41

1. Packaging Overview [\(Ask a Question\)](#)

PolarFire SoC FPGAs are available in multiple packages. Each package (device variant) has various I/O banks with the flexibility of using different I/O standards. HSIO and GPIO banks have a maximum supply voltage of 1.8V and 3.3V, respectively.

The following table lists the PolarFire SoC FPGA variants, with user I/O and XCVR lanes, in Pb-free packages.

Table 1-1. Organization of I/O Banks

Bank Number	FCG1152	FCG1152	FCVG784	FCVG784	FCVG484	FCSG536	FCSG325
	MPFS460T	MFPS250T	MPFS250T/ MPFS160T	MPFS095T	MPFS250T/ MPFS160T/ MPFS095T/ MPFS025T	MPFS250T/ MPFS160T/ MPFS095T	MPFS095T/ MPFS025T
Bank 0	HSIO	HSIO	HSIO	HSIO	HSIO	HSIO	HSIO
Bank 1	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO	GPIO
Bank 2	MSSIO	MSSIO	MSSIO	MSSIO	MSSIO	MSSIO	MSSIO
Bank 3	JTAG/FIXED I/O	JTAG/FIXED I/O	JTAG/FIXED I/O	JTAG/FIXED I/O	JTAG/FIXED I/O	JTAG/FIXED I/O	JTAG/FIXED I/O
Bank 4	MSSIO	MSSIO	MSSIO	MSSIO	MSSIO	MSSIO	MSSIO
Bank 5	MSS-SGMII	MSS-SGMII	MSS-SGMII	MSS-SGMII	MSS-SGMII	MSS-SGMII	MSS-SGMII
Bank 6	MSS-DDR	MSS-DDR	MSS-DDR	MSS-DDR	MSS-DDR	MSS-DDR	MSS-DDR
Bank 7	GPIO	GPIO	GPIO	—	—	GPIO	—
Bank 8	HSIO	HSIO	HSIO	HSIO	—	—	—
Bank 9	GPIO	GPIO	GPIO	GPIO	—	—	—
XCVR 0	Yes	Yes	Yes	Yes	Yes	Yes	Yes
XCVR 1	Yes	Yes	Yes	No	No	No	No
XCVR 2	Yes	Yes	No	No	No	No	No
XCVR 3	Yes	Yes	No	No	No	No	No
XCVR 4	Yes	No	No	No	No	No	No

Note: 12 I/Os from Bank 9 are connected to Bank 1 power in the package substrate to maintain pin-migration among devices and to maximize pin count in this package.

1.1. Bank Locations [\(Ask a Question\)](#)

PolarFire SoC FPGA I/O are grouped based on I/O voltage standards and I/O capabilities. Each I/O bank has dedicated I/O supplies and ground voltages. Due to these dedicated supplies, only I/O with compatible standards are assigned to the same I/O voltage bank.

The following illustrations show the bank locations for the MPFS460T, MPFS250T, MPFS160T, MPFS095T, and MPFS025T devices with available package combinations.

Figure 1-1. PolarFire SoC FPGA MPFS460T-FCG1152 I/O Bank Locations




Figure 1-2. PolarFire SoC FPGA MPFS250T-FCG1152 I/O Bank Locations




Figure 1-3. PolarFire SoC FPGA MPFS250T/MPFS160T-FCVG784 I/O Bank Locations




Figure 1-4. PolarFire SoC FPGA MPFS095T-FCVG784 I/O Bank Locations




Figure 1-5. PolarFire SoC FPGA MPFS250T-MPFS160T-MPFS095T-MPFS025T-FCVG484 I/O Bank Locations





Figure 1-6. PolarFire SoC FPGA MPFS250T-MPFS160T-FCSG536 I/O Bank Locations



➔ Important: Bank 9 VDDI and VDDAUX power pins are connected to Bank 1 VDDI and VDDAUX power pins, respectively, within the package substrate for pin migration compatibility.

Figure 1-7. PolarFire SoC FPGA MPFS095T-FCSG536 I/O Bank Locations





Figure 1-8. PolarFire SoC FPGA MPFS095T-MPFS025T-FCSG325 I/O Bank Locations



➔ Important: The MPFS095T and MPFS025T in the FCSG325 package do not support fabric DDR3, DDR4, LPDDR3, or LPDDR4 memory interfaces. The MSS-DDR bank allows the MSS DDR controller to use MSS_DDR3, MSS_DDR4, MSS_LPDDR3, or MSS_LPDDR4 interfaces with DQ Width = x16. For more information, see the respective Package Pin Assignment Table on the [Microchip](#) website.

1.2. Packaging Pin Assignment [\(Ask a Question\)](#)

[PolarFire SoC Packaging Pin Assignment Table](#) (PPAT) contains information about recommended DDR pinouts, PCIe capability for XCVR-0, DDR lane information for I/O CDR, and generic IOD interface pin placement. These files are available in the **Packaging / PPAT** section in the **Data Sheets** tab.

1.3. Pin Descriptions [\(Ask a Question\)](#)

PolarFire SoC devices have user I/O (GPIO/HSIO) pins, dedicated I/O bank pins, memory interface, XCVR interface, clocking pins, and supply pins.

1.3.1. User I/O [\(Ask a Question\)](#)

PolarFire SoC FPGA I/Os are paired up to meet the differential I/O standards and grouped into lanes of 12 buffers with a lane controller for memory interfaces. For more information about the memory controller, see [PolarFire FPGA and PolarFire SoC FPGA Memory Controller User Guide](#).

There are two types of I/O buffers—HSIO and GPIO. HSIO is optimized for 1.2 Gbps (DDR4) operation with operating supplies between 1.1V and 1.8V. GPIO buffers support a wider range of

I/O interfaces with speeds of up to 1066 Mbps when using single-ended standards and 1.25 Gbps when using differential standards, and operating supplies ranging from 1.2V to 3.3V. GPIO supports multiple standards, including 3.3V with an integrated Clock Data Recovery (CDR) to high-speed serial interfaces such as 1 GbE.

Each PolarFire SoC FPGA user I/O uses a IOxyBz naming convention, where:

- IO = The type of I/O.
 - x = The I/O pair number in Bank z.
 - y = P (positive) or N (negative). In Single-Ended mode, the I/O pair operates as two separate I/O—P and N. Differential mode is implemented with a fixed I/O pair and cannot be split with an adjacent I/O.
 - B = Bank (see note in [Supported I/O Features](#)).
 - z = Bank number.
- GPIOxyBz and HSIOxyBz are bi-directional user I/O pins that are capable of differential signaling.

1.3.1.1. Supported I/O Features [\(Ask a Question\)](#)

The following table lists the I/O features supported on HSIO and GPIO.

Table 1-2. Supported I/O Features


I/O Feature	HSIO	GPIO	Additional Information
Programmable on/off clamp	—	Yes	—
Hot-plug	—	Yes	—
Cold sparing	Yes ¹	Yes	—
True differential output driver	—	Yes	—
Programmable on/off 100 Ω differential termination	—	Yes	—
PVT-compensated output drive	Yes	Yes	—
Programmable slew control	—	Yes	—
PVT compensated slew control	Yes	—	—
Programmable input hysteresis	Yes	Yes	—
Mobile Industry Processor Interface (MIPI) (input)	—	Yes	High-speed and low-power
MIPI (output)	—	Yes	High-speed

Note: 1. HSIO is pseudo-cold spare that is, it requires the spare device to have its HSIO VDDI banks powered-up to prevent I/O leakage through the ESD diodes.

1.3.2. MSS I/Os [\(Ask a Question\)](#)

The PolarFire SoC family offers the industry's first RISC-V based SoC FPGAs. The PolarFire SoC family combines a powerful 64-bit 5x core RISC-V Microprocessor Sub-System (MSS) with the FPGA fabric in a single device. Packed with this powerful combination, PolarFire SoC devices offer the scalable features of FPGAs and high-performance of ASICs. Only the FPGA fabric resources vary but the MSS remains the same across PolarFire SoC device variants, making these devices ideal for many applications.

Figure 1-9. MSS I/O Block Diagram



There are 38 MSS I/Os that can be configured using the Libero[®] SoC software to interface with various peripherals. See [PolarFire SoC Packaging Pin Assignment Table](#) for the pinout information of the MSS pins. The pinout provides multiple options on where the MSS peripherals can be connected. The following interfaces are configured using the software.

- CAN Controller (x2)
- I2C (x2)
- MMUART (x5)
- SPI (x2)
- Quad SPI with XIP
- Gigabit Ethernet MAC (GEM x2)
- eMMC SD/SDIO
- Universal Serial Bus OTG Controller (USB)
- DDR Controller
- GPIO

1.3.3. Supply Pins [\(Ask a Question\)](#)

The following table lists multiple power supply pins required for proper device operation. For more information about unused conditions and power sequence, see [PolarFire SoC FPGA Board Design Guidelines User Guide](#).

Table 1-3. Supply Pins

Name	Description	Operating Voltage
XCVR_VREF	Voltage reference for transceiver	0.9V/1.25V
VDD_XCVR_CLK	Power for transceiver reference clock input buffers	2.5V/3.3V
VDDA25	Transceiver PLL power	2.5V
VDDA	Power for transceiver Tx and Rx lanes 0, 1, 2, and 3	1.0V/1.05V
VSS	Core digital ground	NA
VDD	Device core digital supply	1.0V/1.05V
VDDIx (JTAG Bank)	Supply for I/O circuits in a bank	1.8V/2.5V/3.3V
VDDIx (GPIO Banks)	Supply for I/O circuits in a bank	1.2V/1.5V/1.8V/2.5V/3.3V
VDDIx (MSSIO Banks)	Supply for MSS I/O circuits in a bank	1.2V/1.5V/1.8V/2.5V/3.3V
VDDIx (MSS SGMII Banks)	Supply for MSS SGMII circuits in a bank	2.5V/3.3V
VDDIx (MSS DDR Bank)	Supply for MSS DDR circuits in a bank	1.1V ¹ /1.2V/1.5V/1.8V
VDDIx (HSIO Banks)	Supply for HSIO I/O circuits in a bank	1.2V/1.5V/1.8V

Note:

1. 1.1V is for LPDDR4 support. For more information about the board design recommendations for LPDDR4, see [PolarFire Family Memory Controller User Guide](#).

1.3.3.1. Packaging Decoupling Capacitors [\(Ask a Question\)](#)

PolarFire SoC 0.8 mm and 1.0 mm pitch packages contain decoupling capacitors to support high-speed I/O operation.

Small, low-profile CSP packages (0.5 mm ball pitch, 16 mm × 16 mm, and smaller) do not have package decoupling capacitors.

The following table lists the packaging decoupling capacitors contained in non-CSP packages.

Table 1-4. Decoupling Capacitor per Die-Package

Supply Name	Bank No./IO Type	Capacitor Rating	FCG1152, 35 x 35 mm, 1.0 mm		FCVG784, 23 x 23 mm, 0.8 mm			FCVG484, 19 x 19 mm, 0.8 mm			
			MPFS4 60T	MPFS2 50T	MPFS2 50T	MPFS1 60T	MPFS0 95T	MPFS 250T	MPFS1 60T	MPFS0 95T	MPFS 025T
VDDA	SerDes Power	4.7 nF	1	1	1	1	1	1	1	1	1
VDDA	SerDes Power	2.2 nF	1	1	1	1	1	—	—	—	—
VDDA	SerDes Power	1.5 nF	1	1	1	1	1	—	—	—	—
VDDA	SerDes Power	1.0 nF	1	1	1	1	1	1	1	1	1
VDDI0	Bank 0/HSIO Bank Power	1.0 μF	1	1	1	1	1	—	—	—	—
VDDI8	Bank 8/HSIO Bank Power	1.0 μF	1	1	1	1	1	—	—	—	—
VDDI6	Bank 6/HSIO - DDR Bank Power	1.0 μF	1	1	1	1	1	—	—	—	—
VDD18	HSIO/MSS_DDR Input Power	1.0 μF	1	1	1	1	1	—	—	—	—
VDDI1	Bank 1/GPIO Bank Power	1.0 μF	1	1	1	1	1	—	—	—	—

Table 1-4. Decoupling Capacitor per Die-Package (continued)

Supply Name	Bank No./IO Type	Capacitor Rating	FCG1152, 35 x 35 mm, 1.0 mm		FCVG784, 23 x 23 mm, 0.8 mm			FCVG484, 19 x 19 mm, 0.8 mm			
			MPFS4 60T	MPFS2 50T	MPFS2 50T	MPFS1 60T	MPFS0 95T	MPFS 250T	MPFS1 60T	MPFS0 95T	MPFS 025T
VDDI9	Bank 9/GPIO Bank Power	1.0 μ F	1	1	1	1	1	—	—	—	—
VDDI7	Bank 7/GPIO Bank Power	1.0 μ F	1	1	1	1	1	—	—	—	—
VDDI2	Bank 2/MSSIO Bank Power	—	—	—	—	—	—	—	—	—	—
VDDI4	Bank 4/MSSIO Bank Power	—	—	—	—	—	—	—	—	—	—
VDDI5	Bank-5/MSS SGMII Bank Power, Pre-Driver	—	—	—	—	—	—	—	—	—	—
VDD25	PGM, PLL Power	1.0 μ F	1	1	1	1	1	—	—	—	—
VDD	Core Power	2.2 μ F	1	1	1	1	1	—	—	—	—
Total Number of Capacitors			13	13	13	13	13	2	2	2	2

Note: FCSG536 and FCSG325 do not have package capacitors.

1.3.4. Memory Interface [\(Ask a Question\)](#)

Valid locations for DDR memory interfaces are shown in [PolarFire SoC Packaging Pin Assignment Table](#). By using Libero SoC, all individual DDR interface pins are identified from the DDR macro. For more information about the memory interface, see [PolarFire FPGA and PolarFire SoC FPGA Memory Controller User Guide](#).

1.3.5. DDR Interface [\(Ask a Question\)](#)

The DDR subsystems are hardened ASIC blocks for interfacing the LPDDR3, LPDDR4, DDR3, and DDR4 memories. It supports 16-bit, 32-bit, and 64-bit data bus width modes with ECC support. The DDRIO uses fixed impedance calibration for different drive strengths. These values are programmed using Libero SoC software for the selected I/O standard. The values are fed to the pull-up or pull-down reference network to match the impedance with an external resistor. For more information about DDR signals, see [PolarFire FPGA and PolarFire SoC FPGA Memory Controller User Guide](#).

1.3.6. Clocking Pins [\(Ask a Question\)](#)

CCC blocks, located at each corner of the PolarFire SoC FPGAs, contain two PLLs and two DLLs that provide flexible on-chip and off-chip clock management and synthesis capabilities. CCCs are labeled according to their locations in the core. For example, the CCC located in the northeast corner is labeled as CCC_NE. For more information about clocking pins, see [PolarFire FPGA and PolarFire SoC FPGA Clocking Resources User Guide](#).

Preferred clock inputs (CLKIN) are located on three sides of the device, with eight preferred clock inputs on the west side, twelve on the north side, and either 12 or 16 inputs on the south side, depending on the package. For more information about clocking pin names, descriptions, and operating voltages, see [Table 1-3](#)

1.3.7. Dedicated I/O Bank Pins [\(Ask a Question\)](#)

JTAG, SPI, and DEVRST_N signals share the same Bank 3 supply and are not directly available to the fabric. SPI IOs are, however, dynamically switched over to be used by the fabric whenever the PolarFire SoC controller is not using them. Dedicated I/O bank supplies must be powered up higher than their operational threshold and enabled before the PolarFire SoC controller negates the main power-on reset to the fabric. [Table 1-5](#), [Table 1-6](#), and [Table 1-7](#) list the JTAG, SPI, and DEVRST_N

pin names and descriptions. Libero configures unused user I/O as input buffer disabled, and output buffer tri-stated with weak pull-up.

For more information about unused conditions and power sequence, see [PolarFire SoC FPGA Board Design Guidelines User Guide](#).

The JTAG bank voltages can be set to operate at 1.8V, 2.5V, or 3.3V. The following table lists the JTAG pins.

Table 1-5. JTAG Pins

Pin Names	Direction	Weak Pull-Up/Unused Condition	Description
TMS	Input	Yes/DNC	JTAG test mode select
TRSTB	Input	Yes ¹	JTAG test reset. Must be held low during device operation
TDI	Input	Yes/DNC	JTAG test data in In ATPG or Test mode, when using a 4-bit TDI bus, this I/O is used as TDI[0]
TCK	Input	No ²	JTAG test clock
TDO	Output	No/DNC	JTAG test data out

Note: 1. If TRSTB is unused and in the Avionics mode, either an external 1 k Ω pull-down resistor must be connected to it, to override the weak internal pull-up or it must be driven low from the external source.

Note: 2. In unused condition, must be connected to VSS through 10 k Ω resistor.

Table 1-6. Device Reset Pins

Name	Direction	Weak Pull-up	Description
DEVRST_N	Input	22 k Ω	Device reset (asserted low)

Table 1-7. SPI Interface Pins

Name	Direction	Description
SCK	Bi-directional	SPI clock
SS	Bi-directional	SPI slave select
SDI	Input	SDI input for the shared SPI interface
SDO	Output	SDO output for the shared SPI interface
SPI_EN	Input	Pulled up or down through a resistor or driven dynamically from an external source to enable or tri-state the SPI I/O
IO_CFG_INTF	Input	Pulled up or down through a resistor or driven dynamically from an external source to indicate whether the shared SPI interface is a master or a slave. Dedicated to the system controller. 0: SPI slave interface 1: SPI master interface

Table 1-8. Special Pins

Name	Direction	Description
NC	—	No connect pin. This pin indicates that it is not connected within the circuitry. NC pins can be driven by any voltage or can be left floating with no effect on the operation of the device.
DNC	—	Do not connect pin. DNC pins must not be connected to any signal on the PCB, and they must be left unconnected.
LPRB_A	Output	Specifies an internal signal for probing (oscilloscope-like feature). The two live probe I/O cells function as either of the following: – Live probe – User I/O (HSIO)
LPRB_B	Output	

Table 1-8. Special Pins (continued)

Name	Direction	Description
FF_EXIT_N	Input	Reserved
Shield Signal	Output	Shield signal is required for each DDR data byte signal. It must be driven with maximum drive strength to improve the signal integrity.

1.3.8. XCVR Interface [\(Ask a Question\)](#)



Important: PolarFire -CORE devices do not include transceiver functionality. Users must refer to the Unused Pin Recommendations provided in the Packaging Pin Assignment Table (PPAT) for information on transceiver-related pins and power supplies.

The transceiver I/O available in the PolarFire SoC devices are dedicated for high-speed serial communication protocols. Unused XCVR pin recommendations are detailed in the associated Package Pin assignment table at the following link: www.microchip.com/en-us/products/fpgas-and-plds/fpgas/polarfire-fpgas/polarfire-mid-range-fpgas#packaging. TX or RX pins do not have an internal pull-up.

For more information about unused conditions and power sequence, see [PolarFire SoC FPGA Board Design Guidelines User Guide](#).

The following table lists the XCVR Interface pins and descriptions.

Table 1-9. XCVR Interface Pins

Name	Direction	Description
XCVR_xy_REFCLK_P	Input	Differential serial reference clock. xy - location x - transceiver number (0, 1, 2, 3) y - lane number (0, 1, 2, 3)
XCVR_xy_REFCLK_N		
XCVR_x_TXy_P	Output	Differential serial transmit pins. x - transceiver number (0, 1, 2, 3) y - lane number (0, 1, 2, 3)
XCVR_x_TXy_N		
XCVR_x_RXy_P	Input	Differential serial receive pins. x - transceiver number (0, 1, 2, 3) y - lane number (0, 1, 2, 3)
XCVR_x_RXy_N		

1.4. Package Pinouts [\(Ask a Question\)](#)

For more information about the pinout, see [PolarFire SoC Packaging Pin Assignment Table](#).

1.5. Mechanical Drawings [\(Ask a Question\)](#)

The following illustrations show the top, bottom, and side views, and dimensions for the PolarFire SoC FPGAs.

Figure 1-10. MPFS250/MPFS460-FC1152M Package Top-View and Side-View




Figure 1-11. MPFS250/MPFS460-FC1152M Package Bottom-View




Figure 1-12. MPFS460T/MPFS250T-FCG1152 Package Top-View and Side-View




Figure 1-13. MPFS460T/MPFS250T-FCG1152 Package Bottom-View




Figure 1-14. MPFS250T/MPFS160T/MPFS095T-FCVG784 Package Top-View and Side-View




Figure 1-15. MPFS250T/MPFS160T/MPFS095T-FCVG784 Package Bottom-View




Figure 1-16. MPFS250T/MPFS160T/MPFS095T/MPFS025T-FCVG484 Package Top-View and Side-View




Figure 1-17. MPFS250T/MPFS160T/MPFS095T/MPFS025T-FCVG484 Package Bottom-View




Figure 1-18. MPFS250T/MPFS160T/MPFS095T-FCSG536 Package Top-View and Side-View





Figure 1-19. MPFS250T/MPFS160T/MPFS095T-FCSG536 Package Bottom-View



BOTTOM VIEW
536 SOLDER BALLS

Figure 1-20. MPFS095T-FCSG325 Package Top-View and Side-View




Figure 1-21. MPFS095T-FCSG325 Package Bottom-View




Figure 1-22. MPFS025T-FCSG325 Package Top-View and Side-View





Figure 1-23. MPFS025T-FCSG325 Package Bottom-View



The following table lists the PolarFire SoC FPGAs Package description and specification.

Table 1-10. PolarFire SoC FPGAs Package Information

Package	Description	Package Specifications			
		Package Type	Pitch (mm)	Size (mm)	Maximum I/Os
FCG1152	Flip-chip with lid	BGA	1	35 × 35	512
FCVG784	Flip-chip with lid	BGA	0.8	23 × 23	244
FCVG484	Flip-chip with lid	BGA	0.8	19 × 19	284
FCSG536	Flip-chip (molded)	CSP	0.5	16 × 16	300
FCSG325	Flip-chip (molded)	CSP	0.5	11 × 11, 11 × 14.5	170

2. Package Material Information [\(Ask a Question\)](#)

The following table lists the PolarFire SoC ball grid array RoHS packages.

Table 2-1. PolarFire SoC Ball Grid Array RoHS Packages

Package Balls	FCG1152	FCVG784	FCVG484	FCSG536	FCSG325
Package Pitch	1 mm	0.8 mm	0.8 mm	0.5 mm	0.5 mm
Substrate Material	Epoxy Glass	Epoxy Glass	Epoxy Glass	BT Resin	BT Resin
Solder Ball Composition RoHS	SAC305	SAC305	SAC305	SAC305	SAC305
Solder Bump Material	Sn98.2/Ag1.8	Sn98.2/Ag1.8	Sn98.2/Ag1.8	Cu Pillar + Solder Cap	Cu Pillar + Solder Cap



Important:

- For all flip-chip BGA packages—Only FCSG325 and FCSG536 are not vented. FCG1152, FCVG784, and FCVG484 are vented.
- Solder Cap's composition is 98.2% Sn, 1.8% Ag.

The following table lists the PolarFire SoC ball grid array leaded packages.

Table 2-2. PolarFire SoC Mil Temp Packages

Package Balls	FC1152M	FCV784M	FCV484M	FCS536M	FCS325M
Package Pitch	1 mm	0.8 mm	0.8 mm	0.5 mm	0.5 mm
Substrate Material	Epoxy Glass	Epoxy Glass	Epoxy Glass	BT Resin	BT Resin
Solder Ball Composition RoHS	Sn63:Pn37	Sn63:Pn37	Sn63:Pn37	Sn63:Pn37	Sn63:Pn37
Solder Bump Material	Sn98.2/Ag1.8	Sn98.2/Ag1.8	Sn98.2/Ag1.8	Cu Pillar + Solder Cap	Cu Pillar + Solder Cap



Important: Solder Cap's composition is Sn98.2/Ag1.8.

3. Thermal Specifications [\(Ask a Question\)](#)

The following table lists the thermal resistances of PolarFire SoC FPGA package device.

Table 3-1. PolarFire SoC Package Thermal Resistances

Package	Theta-JA	Psi-JB	Psi-JT	Theta-JB	Theta-JC	Unit
MPFS460T-FCG1152	7.64	2.31	0.080	2.48	0.164	C/W
	6.03	2.16	0.082			
	5.17	2.06	0.084			
MPFS250T-FCG1152	7.79	2.47	0.131	2.61	0.250	C/W
	6.17	2.31	0.131			
	5.31	2.21	0.133			
MPFS250T-FCVG784	10.35	3.47	0.089	3.63	0.261	C/W
	8.65	3.27	0.096			
	7.68	3.15	0.108			
MPFS160T-FCVG784	10.63	3.47	0.141	3.65	0.261	C/W
	8.90	3.27	0.155			
	7.92	3.16	0.172			
MPFS095T-FCVG784	10.78	3.65	0.174	3.83	0.417	C/W
	9.04	3.44	0.190			
	8.06	3.32	0.211			
MPFS250T-FCVG484	12.04	4.00	0.078	4.21	0.255	C/W
	10.24	3.77	0.084			
	9.17	3.64	0.093			
MPFS160T-FCVG484	12.29	4.31	0.111	4.51	0.329	C/W
	10.46	4.06	0.109			
	9.38	3.90	0.112			
MPFS095T-FCVG484	12.44	4.42	0.182	4.61	0.416	C/W
	10.60	4.16	0.175			
	9.51	4.00	0.176			
MPFS025T-FCVG484	12.96	4.83	0.317	5.02	0.654	C/W
	11.11	4.57	0.337			
	10.01	4.41	0.353			
MPFS250T-FCSG536	18.20	8.39	0.135	8.43	1.826	C/W
	15.61	7.98	0.256			
	14.20	7.67	0.301			
MPFS160T-FCSG536	18.31	8.43	0.126	8.46	2.151	C/W
	15.74	8.03	0.228			
	14.36	7.74	0.268			
MPFS095T-FCSG536	18.82	9.25	0.229	9.03	2.504	C/W
	16.26	8.84	0.331			
	14.88	8.54	0.373			
MPFS095T-FCSG325 (14.5 mm X 11 mm)	25.31	12.74	0.613	13.02	2.893	C/W
	20.49	12.02	0.682			
	18.95	11.61	0.718			

Table 3-1. PolarFire SoC Package Thermal Resistances (continued)

Package	Theta-JA	Psi-JB	Psi-JT	Theta-JB	Theta-JC	Unit
MPFS025T-FCSG325 (11 mm X 11 mm)	25.58	11.02	0.454	11.09	4.186	C/W
	20.39	10.81	0.572			
	19.10	10.60	0.639			


4. Thermal Management [\(Ask a Question\)](#)

Microchip PolarFire SoC FPGAs are offered in lidded flip-chip BGA (FCBGA) format. Lidded FCBGA features a controlled bond-line thermal interface material (TIM) thickness that reduces the thermal resistance (Θ_{JC}) between the junction and the externally applied thermal solution. The lid or heat spreader also spreads the heat away from the die to the package perimeter and to the printed circuit board.

Optimized package electrical performance with multiple power and ground planes to take care of signal return paths, and dense core via under the die to improve power delivery adds benefit in dissipating heat through the bottom of the package and to the board.

PolarFire SoC FPGAs in FCVG484 are also available in bare-die FCBGA. Bare-die flip-chip BGA produces the lowest possible thermal resistance (Θ_{JC}) between the junction and any externally applied thermal solution.

Figure 4-1. Heat Spreader with Thermal Interface Material



4.1. System Level Heat Sink Solutions [\(Ask a Question\)](#)

The use of external heat sinks, component placement in the PCB, and air flow in the system depends on the physical and mechanical limitations of the system. A system level thermal design engineer must understand these limitations and device capabilities to effectively manage the complete thermal strategy.

5. Thermal Interface Material [\(Ask a Question\)](#)

When using external heat sinks, a suitable thermal interface material must be considered to effectively transfer the heat from the component to the heat sink, and eventually to the environment.

For bare-die flip-chip BGAs, the surface of the silicon contacts the heat sink. For lidded flip-chip BGAs, the lid contacts the heat sink. The surface size of the bare-die flip-chip BGAs and lidded flip-chip BGAs are different. Microchip recommends a different type of thermal material for long-term use with each type of flip-chip BGA's package.

For lidded flip-chip BGAs, the lid contacts the external heat sink while bare-die flip-chip BGAs, the surface of the silicon contacts the external heat sink. The surface areas of lidded flip-chip BGAs and bare-die flip-chip BGAs are different. The system level thermal design engineer must choose the appropriate TIM to be used.

Thermal interface material is required because the surfaces of the PolarFire SoC package and the heat sinks base are not smooth. The surface roughness reduces the effective contact area between the package and the heat sinks base. The insulating air gaps created by voids between contacting surfaces are too large. The thermal interface materials fill these gaps and allow an effective conductive transfer of heat from the package to the external heat sink.

The selection of the appropriate thermal interface material is critical to ensure the lowest thermal contact resistance. One must consider the thermal conductivity of the TIM:

- The flatness of the surface contact areas
- The applied pressure on the thermal interface material
- The total thermal contact area

In addition to thermal performance, TIMs are selected based on the ease of use in assembly and long-term reliability.

5.1. Heat Sink Attachments [\(Ask a Question\)](#)

There are six main methods for heat sink attachment. The following table lists their advantages and disadvantages.

- Thermal tape
- Thermally conductive adhesive
- Wire form Z-clips
- Plastic clip-ons
- Threaded stand-offs (PEMs) and compression springs
- Push-pins and compression springs
- Thermal compound (also called as thermal gel, thermal grease, thermal paste, heat-sink paste, or heat-sink compound)

6. Heat Sink Removal Procedure [\(Ask a Question\)](#)

The heat spreader on the package provides mechanical protection for the die and serves as the primary heat dissipation path. It is attached with an epoxy adhesive to provide the necessary adhesion strength to hold the package together. For an application in which an external heat sink subjects the lid adhesion joint to continuous tension or shear, extra support might be required.

If the removal of an attached external heat sink subjects the joint to tension, torque, or shear, care should be exercised to ensure that the lid itself does not come off. In such cases, it is recommended to use a small metal blade or metal wire to break the lid to heat sink joint from the corners and carefully pry the heat sink off. The initial cut should reach far enough so the blade has leverage to exert upward pressure against the heat sink. Contact the heat sink and heat sink adhesive manufacturer for more specific recommendations on heat sink removal.

7. Recommended PCB Design Rules for BGA Packages [\(Ask a Question\)](#)

Microchip provides the diameter of a land pad on the package side. This information is required before starting the board layout so the board pads can be designed to match the component-side land geometry. The typical values of these land pads are shown in the following figure and summarized in [Table 7-1](#). For Microchip BGA packages, Non-Solder Mask Defined (NSMD) pads on the board are suggested to allow a clearance between the land metal (diameter) and the solder mask opening (diameter) as shown in the following figure.

The space between the NSMD pad and the solder mask, the actual signal trace widths, and via dimensions depend on the capability of the PCB vendor. The cost of the PCB is higher when the line width and spaces are smaller.

Figure 7-1. Ball and Via Dimensions




Table 7-1. Suggested PCB Land Pattern


Design Rule for Packages	FCG Packages	FCVG Packages	FCSG Packages
BGA ball pitch	1.0 mm	0.8 mm	0.5 mm
PCB ball pad diameter	0.5 mm	0.4 mm	0.275 mm
PCB ball pad solder mask opening	0.6 mm	0.5 mm	0.35 mm

Note: For more information about package fanout, see *PolarFire SoC FPGA Package Fanout Application Note* (yet to be published).

8. Package Marking [\(Ask a Question\)](#)

In general, Microchip marks the full ordering part number on the top of each device. The following figure provides details for each character code present on Microchip's PolarFire SoC FPGA device.

Figure 8-1. Detailed Marking for Each Character Code



9. Packing and Shipping [\(Ask a Question\)](#)

The PolarFire SoC series of devices are packed in trays, which are used to pack most of the Microchip surface-mount devices. Trays provide excellent protection from mechanical damage. In addition, they are manufactured using the anti-static material to provide limited protection against ESD damage.

Table 9-1. Standard Device Counts per Tray and Carton

Package	Maximum Number of Devices per Tray	Maximum Number of Trays per Stack	Maximum Number of Units per Inner Carton
FCG1152	24	5	120
FCVG784	60	5	300
FCVG484	84	5	420
FCSG536	90	5	450
FCSG325	144	5	720

10. Moisture Sensitive Level (MSL) [\(Ask a Question\)](#)

The following table lists MSL of PolarFire SoC packages.

Table 10-1. Moisture Sensitive Levels

Package	MSL
FCG1152	4
FCVG784	4
FCVG484	4
FCSG536	3
FCSG325	3

11. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 11-1. Revision History

Revision	Date	Description
E	05/2025	<p>The following is a summary of the changes made in revision E of this document.</p> <ul style="list-style-type: none"> Updated all Bank Locations figures and added a note for the MPFS095T and MPFS025T in the FCSG325 package in the Bank Locations. Added a note and updated information regarding unused XCVR pin recommendations in the XCVR Interface. Added Figure 1-10 and Figure 1-11 in the Mechanical Drawings. Updated FCVG784 Package Pitch value to "0.8 mm" in Table 2-1, added Table 2-2 and Note in the Package Material Information.
D	09/2023	<p>The following is a summary of the changes made in revision D of this document.</p> <ul style="list-style-type: none"> Added a foot note describing that the Operating Voltage 1.1V of VDDix (MSS DDR Bank) in Table 1-3 is for LPDDR4 support and also added a link to PolarFire Family memory Controller User Guide for more information about the LPDDR4 board design recommendations.
C	09/2022	<p>The following is a summary of the changes made in revision C of this document.</p> <ul style="list-style-type: none"> Updated Bank Locations Updated Mechanical Drawings. Updated PPAT link throughout the document. Updated Table 1-3. Added a note to mention that 12 I/Os from Bank 9 are connected to Bank 1 power supply after Table 1-1. Added Thermal Specifications Added Package Marking Updated Packing and Shipping Updated Moisture Sensitive Level (MSL)
B	05/2021	<p>The following is a summary of the changes made in revision B of this document.</p> <ul style="list-style-type: none"> Updated Table 1-1. Updated Supported I/O Features. Updated Table 1-4. Updated Table 1-5. Updated Mechanical Drawings. Updated Table 1-10. Updated Table 2-1. Updated Table 10-1.
A	03/2021	<p>The following is a summary of the changes made in revision A of this document.</p> <ul style="list-style-type: none"> The document was migrated to the Microchip template. The document number was updated to DS60001692A from 50200902. Updated Table 1-1 . Updated Table 1-2. Updated Table 1-3 . Updated Table 1-6 .

Table 11-1. Revision History (continued)

Revision	Date	Description
2.0	—	<p>The following is a summary of the changes made in revision 2.0 of this document.</p> <ul style="list-style-type: none">• Updated MSS I/Os. Added refer to PolarFire SoC Packaging Pin Assignment Table for the pin out information for the MSS pins.• Deleted Unused Condition columns from all the details. Added refer to UG0901: PolarFire SoC FPGA Board Design Guidelines User Guide.• Added LPDDR4 memory in DDR Interface.• Updated Dedicated I/O Bank Pins. Added UG0901: PolarFire SoC FPGA Board Design Guidelines User Guide.• Updated XCVR Interface. Added UG0901: PolarFire SoC FPGA Board Design Guidelines User Guide.
1.0	—	Initial Release.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-1180-3

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.