

Designing Digital RF Receiver Using MCP37DXX High-Speed ADC

*Author: Youbok Lee, Ph.D.
Microchip Technology Inc.*

INTRODUCTION

In recent years, digital RF receiver technology has made significant progress, mainly due to the availability of high-speed ADCs. The direct conversion, IF sampling and software defined radio architectures are becoming common practice in the modern RF receiver design.

Due to ongoing advances in chip manufacturing and ADC design technologies, many of the Digital Signal Processing (DSP) functions, which used to be in separate devices or done by software, are now included in the ADC itself.

For example, the MCP37XXX high-speed ADC includes various programmable Digital Signal Processing building blocks for specific applications, such as (a) Digital Down-Conversion for in-phase and quadrature signal detection, (b) digital decimation filtering for higher Signal-to-Noise Ratio (SNR) and (c) Continuous-Wave (CW) beamforming for the phase correction of acquired signals from multiple inputs, such as signals from phased array antennas or ultrasound transducers.

These built-in digital building blocks can greatly reduce the overall system hardware requirements, while also improving the system performance. The reduced system component requirements and lower power consumption enable lower overall system cost, and make portable system design much easier and simpler[4].




FIGURE 1: Block Diagram of Digitally Enhanced ADC with Built-In Digital Signal Post-Processing Features[1-2].

BUILT-IN DIGITAL SIGNAL PROCESSING BUILDING BLOCKS[1-3]

Figure 1 shows a simplified block diagram of a multi-channel high-speed ADC with built-in Digital Signal Post-Processing (DSPP) features. The analog input signal is digitized by the ADC core and post-processed internally, depending on the user's selection, before the digital output is available at the output pins.

The optional DSPP features are (a) Fractional Delay Recovery, (b) decimation, (c) Digital Down-Conversion, (d) CW beamforming and (e) phase/offset/gain adjustment per channel. These digital options are selectable using user Configuration register bit settings, which are dynamically programmable on the fly. Table 1 summarizes these Digital Signal Processing options.

TABLE 1: BUILT-IN DIGITAL SIGNAL POST-PROCESSING FEATURES

Features	Descriptions	Applications	Availability
Fractional Delay Recovery (FDR)	Digitally compensates the time delay of the sampling events between input channels. Without using FDR, the input sampling time difference between adjacent channels is 1 ADC core clock cycle. When FDR is enabled, the time difference is synthetically reduced to less than 1 ns.	This feature is only needed in Multichannel mode.	Available in Dual and Octal-Channel mode only. In other modes, the FDR can be done by software in the host device if needed.
Decimation	Finite Impulse Response (FIR) decimation filter for higher SNR. When applied, the output data throughput is reduced by the decimation factor, N.	This is a preferred option for high-resolution imaging applications or when higher SNR is needed.	<ul style="list-style-type: none"> • Single and Dual Channel modes • CW Octal-Channel mode
Digital Down-Conversion (DDC)	In-Phase and Quadrature Component Detection: <ul style="list-style-type: none"> • Shifts the input frequency spectrum to lower frequency band. • Outputs the resulting signal as either I/Q data or as a real signal centered at ¼ of the output data rate. 	<ul style="list-style-type: none"> • Software defined radio • Wireless communications, including: radar, sonar, ultrasound sensors, etc. 	<ul style="list-style-type: none"> • Single and Dual Channel modes • CW Octal-Channel mode
CW Beamforming	In octal-channel configuration, beamforming is used to correct the time delay of the incoming signals (at input pin) with respect to the reference. The beamforming is achieved by controlling the phase and gain of each input channel individually.	<ul style="list-style-type: none"> • Octal-channel transducers for ultrasound/sonar • Phased array antenna 	Octal-Channel mode only.
Phase/Offset/ Gain Adjustment per Each Channel.	Digital correction of phase, offset and gain of individual channel.	—	Available for all Channel modes.

USING FRACTIONAL DELAY RECOVERY (FDR) FOR MULTICHANNEL CONFIGURATION[1]

When the device is used in Multichannel mode, it samples the channel inputs sequentially using a MUX, while the single ADC core is operating at a constant full speed. This sequential sampling of multiple channels introduces a time delay between the sampling of different input channels relative to a multicore ADC, which samples all inputs at the same instant. The Fractional Delay Recovery (FDR) option digitally compensates the time delay of the sampling events.

When the FDR is enabled, a high-order, band limited interpolation filter deskews the sampling instant within a limited input bandwidth and synthetically removes the time delay of the input sampling. The FDR is available in Dual Channel and Octal-Channel modes.

USING DIGITAL DECIMATION FILTER[1-3]

The Finite Impulse Response (FIR) decimation filter can be applied when a higher SNR is needed or to provide out-of-band rejection for the desired signal. The output bandwidth of the FIR filter is reduced by the decimation factor, N. The final output bandwidth of the FIR filter is determined by dividing the ADC sampling rate by N.

In conventional applications, the digital decimation is typically processed at the host computing device. This process takes extra resource time from the computing device and can delay the decision-making process. Instead, this decimation filter can be applied within the ADC before the digital output is available to the host device, reducing the resource overhead of the computing device.

Figure 2 shows the performance of a 16-bit 200 Msps ADC before any decimation is applied. The ADC achieves an SNR of 74.7 dBFS. Table 1 shows the overall SNR performance versus decimation settings. The SNR is improved with higher decimation rates. About 2.5 dB improvement is achieved per step (2x per step), up to a decimation rate of 128x. The SNR improvement becomes almost flat after the decimation rate reaches about 128x. An SNR of 92.3 dBFS can be achieved with the 512x decimation setting using the 200 Msps 16-bit ADC. This is a significant improvement compared to the performance of typical high-speed ADCs without this feature. See Reference [1-3] for more details on using the digital decimation filter.




FIGURE 2: FFT of 200 Msps 16-Bit ADC Output.[1] Input (F_{IN}) = 30.2177 MHz @ -1.2 dBFS, SNR = 74.7 dBFS, SFDR = 90.1 dBc.

TABLE 2: DECIMATION RATE vs. SNR PERFORMANCE

Decimation Rate	SNR (dBFS)
	16-Bit Output Mode
8x	82.3
16x	84.8
32x	87.1
64x	89.2
128x	91.0
256x	92.0
512x	92.3

USING DIGITAL DOWN-CONVERSION (DDC) FEATURE FOR WIRELESS APPLICATIONS[1-4]

Figure 3 shows a simplified block diagram of the built-in DDC configuration. The DDC includes a 32-bit complex Numerically Controlled Oscillator (NCO), a selectable (high/low) half-band filter, optional decimation filters and two Output modes (I/Q or $f_s/8$). Frequency translation is accomplished by the NCO. The NCO frequency is programmable, anywhere from 0 Hz to the input Sampling Frequency (f_s). Phase and amplitude dither can be enabled to improve spurious performance of the NCO.

Each of the processing sub-blocks are individually controlled using register settings. This DDC feature can be used to simplify various RF receiving system

designs and to reduce system cost. Figure 6 shows an example of Software Defined Radio (SDR) using the MCP37DXX. As shown in the figure, the entire digital IF block in the SDR can be replaced with a single MCP37DXX.

The FFT output from the ADC core is shown in Figure 2 for a 30.2177 MHz input signal. When the NCO is set at 31 MHz, the I/Q signals appear at 0.7823 MHz. Figure 4 shows the I/Q output signals: (a) when the decimation filter is not applied and (b) when the decimation filter (16x) is applied. Figure 5 shows the output signal when upconverted by $f_s/8/DER$, where DER is the decimation rate applied (16x). See Reference [1-4] for more details on the Digital Down-Conversion feature.




FIGURE 3: Built-In Digital Down-Conversion (DDC) Block Diagram for Single Channel Device.




FIGURE 4: FFT of In-Phase and Quadrature Signal after Digital Down-Conversion.




FIGURE 5: FFT of Upconverter Output.

USING DIGITAL DOWN-CONVERSION FOR SOFTWARE DEFINED RADIO (SDR)

Figure 6 shows an example of a software defined radio receiver employing a super-heterodyne, dual stage conversion architecture. This architecture is popularly used in various modern digital RF communication systems, including LTE, IEEE 802.11. The received Radio Frequency (RF) signal is down-converted to an Intermediate Frequency (IF) in the first stage and then converted to baseband signals in the second stage. The second stage includes an ADC, which digitizes the IF signal, and a Digital Down-Conversion circuit, which converts the digitized IF signal to the in-phase and quadrature baseband signals. The Digital Down-Conversion block includes a Numerically Controlled Oscillator (NCO), digital mixers, I/Q demodulation and FIR decimation filters.

In a conventional digital radio architecture, the Digital Down-Conversion is typically achieved by extensive firmware operations using a high-end Field Programmable Gate Array (FPGA) device. The firmware development and management are very time-consuming tasks for the system designers. Additionally, the FPGA tends to be the highest cost component in many systems.

Instead of implementing the digital IF processing block with discrete components, or using extensive FPGA-based logic, system designers can now utilize the built-in Digital Down-Conversion (DDC) feature in the MCP37DXX ADC. As shown in Figure 6, the MCP37DXX minimizes the RF components needed for the RF receiver design and simplifies the system architecture.




FIGURE 6: Example of Using the MCP37DXX for Software Defined Radio.

USING DIGITAL BEAMFORMING[1-3]

Digital beamforming is widely used in the sonar, radar and ultrasound imaging systems, where multiple antenna/transducers are used. When a large number of antennas/transducers is used, the signals from each receiving element arrive at the detection device with a different time delay. Also, in multichannel scanning operations using the MUX, there is a time delay between acquiring input signals. These time delays can be corrected before all input signals are combined for the final signal processing.

The time delay correction involves the phase alignment of the detected signals with respect to a reference.

The MCP37D31/21-200 device has built-in Continuous-Wave (CW) digital beamforming and Doppler signal processing features, which are available in the octal-channel operation only. These features can significantly simplify the conventional beamforming circuits.

Figure 7 shows a simplified block diagram for continuous beamforming with the DDC I/Q decimation stage. The device achieves beamforming by scanning all inputs while correcting the phase of each channel with respect to a reference. This can be done using:[1]

- Fractional Delay Recovery (FDR)
- Phase offset settings of each individual channel
- Gain setting per channel

While the input channel is multiplexed sequentially, the phase offset can be added to the NCO output (each channel individually), which corrects the time delay of the incoming signals with respect to the reference[1].

The phase compensated input signal is then down-converted by a wide dynamic range I/Q demodulator stage. The digital beamforming of the inputs is then obtained by summing I and Q data from individual channels. This summed I and Q data are fed to the half-band filter. Equation 1 shows the I and Q data of an individual channel with phase, gain and offset correction, and the resulting digital beamforming signal.

The processing blocks, after the digital beamforming, are the same as for the DDC single channel operation[1].

EQUATION 1: BEAMFORMING SIGNALS

$$I_{CH(n)} = ADC(n, G, \delta) \times \cos(2\pi f_{NCO}t + \phi(n))$$

$$Q_{CH(n)} = ADC(n, G, \delta) \times \sin(2\pi f_{NCO}t + \phi(n))$$

$$I = \sum_{n=0}^N I_{CH(n)} \quad \text{and} \quad Q = \sum_{n=0}^N Q_{CH(n)}$$

Where:

ADC(n) = ADC output of Channel n

δ = Digital offset adjustment of Channel n

G = Digital gain adjustment of Channel n

$\phi(n)$ = NCO phase offset of Channel n




FIGURE 7: Digital Beamforming Block Diagram in Octal-Channel Configuration[1].

USING DIGITAL BEAMFORMING FOR ULTRASOUND IMAGING SYSTEMS

Figure 8 shows a simplified block diagram for the ultrasound imaging system, which utilizes analog and digital beamforming with DDC I/Q decimation.

The digital beamforming that is performed inside the FPGA unit can be achieved using the built-in feature set in the MCP37DXX.

Doppler shift measurement requires summing the input signals from multiple transducer channels and mixing them with a phase controlled local oscillator frequency.

The resulting low-frequency output is then centered near DC and can measure a Doppler shift produced by moving objects, such as blood flow, changes in blood pressure in arteries, etc. The I/Q outputs that represent the Doppler shift can be processed using the 1 Msps 16-bit SAR ADCs, such as MCP33131.

The MX57XXX and DSC400 clock devices from Microchip can be used to provide the timing source of each building block.




FIGURE 8: Example of Ultrasound Imaging System Building Block.

AN2497

USING MCP37DXX FOR SONAR SYSTEMS

Figure 9 shows an example of a receiver block diagram for Sonar. The octal-channel MCP37DXX is an ideal device for the Sonar receiver design. The device's DDC and digital beamforming feature can be utilized.

In Octal-Channel mode, the amplitude and time delay of the incoming signals of each channel are digitally corrected, with respect to the reference. The digital beamforming of the inputs is then obtained by summing I and Q signals from individual channels.

The Doppler signal information for the moving target can be easily extracted from the I and Q data.

Note: The digital beamforming is available in Octal-Channel mode only. Other than Octal-Channel mode, the offset and gain control for each individual channel is still available, except the phase control.




FIGURE 9: Sonar Receiver Block Diagram Utilizing the Beamforming Feature of the 8-Channel MCP37DX1.

EXTERNAL TIME-INTERLEAVING FOR HIGHER SPEED DATA CONVERSIONS[1-3]

Figure 10 shows an example of achieving external timing-interleaving for higher data conversion. As an example, 800 MspS time-interleaved conversion can

be achieved by using four 200 MspS devices. This configuration can be used for digital oscilloscope design. For 1 GspS conversion, the user can operate the four ADCs with a 250 MHz clock with 90 degree phase difference.




FIGURE 10: Time-Interleaved Configuration for Higher Speed Data Conversion.

POWER CONSUMPTION

In RF system design, meeting the system power budget is an important criteria, which is especially needed for portable applications, such as oscilloscopes and hand-held data acquisition devices. With advanced ADC design and manufacturing technology, the digitally enhanced high-speed ADC of today can be designed with very low-power consumption. The power consumption of this ADC core is about 490 mW for a 16-bit, 200 Msps device with LVDS output and 338 mW for a 12-bit, 200 Msps device with LVDS output[1-2]. Figure 11 shows the power consumption of a single channel 14-bit, 200 Msps device over input sampling rates[2].




FIGURE 11: Power Consumption vs. Sampling Frequency of the Digitally Enhanced ADC: Single Channel, 14-Bit Device[2].

CONCLUSIONS

The built-in digital blocks in the MCP37DXX ADC can simplify modern digital receiver designs. Dynamically reconfigurable features improve the overall system performance and allow for improved system design flexibility. By utilizing the built-in digital features, the overall receiving system components can be reduced significantly, which allows miniaturization of the RF receiver. The low-power consumption of the digitally enhanced ADC offers an excellent solution for power-sensitive portable device designs. RF designers should take advantage of all these available options for their RF system designs.

REFERENCES

- [1] "MCP37231/21-200/MCP37D31/21-200 Family Data Sheet" (DS20005322), Microchip Technology Inc., 2014-2016.
- [2] "MCP37220-200/MCP37D20-200 Family Data Sheet" (DS20005396), Microchip Technology Inc., 2015-2016.
- [3] "MCP37210-200/MCP37D10-200 Family Data Sheet" (DS20005395), Microchip Technology Inc., 2015-2016.
- [4] Thomas Youbok Lee, Andrea Panigada, Dan Meacham, Trent Butcher, Toshikazu Ishida, "Digitally Enhanced High Speed ADC for Low-Power Wireless Applications", IEEE MTT-S International Conference on Microwaves for Intelligent Mobility (ICMIM), Nagoya, Japan, March 20, 2017.

APPENDIX A: DEVELOPMENT SUPPORT

A.1 High-Speed ADC Evaluation Platform

Microchip offers a high-speed ADC evaluation platform which can be used to evaluate Microchip's high-speed ADC products. The platform consists of an MCP37XXX

evaluation board, an FPGA-based data capture card board, and a PC-based Graphical User Interface (GUI) software for ADC configuration and evaluation.

Figure A-1 and Figure A-2 show the evaluation tools. This evaluation platform allows users to quickly evaluate the ADC module's performance for their specific application requirements. More information is available at <http://www.microchip.com>.




FIGURE A-1: MCP37XXX Evaluation Kit.




FIGURE A-2: PC-Based Graphical User Interface (GUI) Software.

AN2497

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoC® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-3178-7



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7289-7561

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820