

---

## Migrating to the New PIC24F Pipeline and Sigma-Delta ADCs

---

### INTRODUCTION

The Microchip PIC24FJ128GC010 family of 16-bit microcontrollers has two types of Analog-to-Digital Converters (ADCs): the 12-Bit, High-Speed Pipeline ADC (P\_ADC) and the high-accuracy, 16-Bit Sigma-Delta ADC (SD\_ADC).

For specific information on each of these peripherals, refer to the following sections in the *“dsPIC33/PIC24 Family Reference Manual”* (FRMs):

- **“12-Bit, High-Speed Pipeline A/D Converter”** (DS30686)
- **“16-Bit Sigma-Delta A/D Converter”** (DS30687)

This migration document describes how these two ADCs differ from the standard Successive Approximation Register ADC (SAR ADC) in terms of architecture and the impact of these variations on the application. For more information on implementation, refer to the specific device data sheet.

### OVERVIEW

The P\_ADC and SD\_ADC Converters have the following two major differences over the standard SAR Converter:

- The timing generating method and its usage by the application
- The method of handling the final result by the application

The SAR Converters used by the PIC24 family (refer to the *“dsPIC33/PIC24 Family Reference Manual”*, **“12-Bit A/D Converter with Threshold Detect”** (DS39739)) have the following characteristics:

- The timing is programmable and simple control and status bits are used to start or end the conversion
- The result of the conversion can be directly used by the application
- The errors given in the electrical specifications for each specific device is accounted for in the conversion result, such as gain, offset, INL, etc.
- The input signal's maximum frequency is set by the Nyquist criteria (sample rate/2)

The following sections describe how the two new ADCs differ from the SAR Converter in these and other specific areas.

The P\_ADC, SD\_ADC and SAR ADC have the same basic scheme: an input voltage, which is usually selected through a MUX, is sampled for a specified amount of time. This sample time is programmable and is usually a multiple of the ADC clock. The input voltage is stored by charging an internal, small valued capacitor (on the order of 6 pF), then disconnecting it from the input and presenting it to the additional circuitry that generates a digital representation of this voltage. The main difference in the three ADCs is how this conversion, from a voltage on a capacitor to a fixed binary result, is implemented. The implementation, in turn, affects the end result and how the result must be used by the application.

### Features of the SAR A/D Converter

The SAR timing model is based on a two-part sequence to obtain the final result: a sampling or charging time, which is variable, and a fixed conversion period of 14 clock cycles (the period of this clock is called TAD and is programmable).

The sample time depends on the source impedance of the analog driving signal and has to be long enough to fully charge the internal sample capacitor. A typical sample time is 2 to 6 TAD clocks. For more information on the minimum time to charge the capacitor, refer to the **“Electrical Characteristics”** chapter in the specific device data sheet.

The handshake scheme is sometimes referred to as Start-of-Conversion/End-of-Conversion (SOC/EOC), because the user sets when conversion starts (external trigger, a timer interrupt, setting a bit in a register, etc). After the conversion is over, the SAR will store the data in RAM and flag the application (interrupt, setting a status bit, etc). The timing and the overall sample rate is easily controlled and the converter halts after each SOC/EOC cycle. Specific Microchip parts may add features, such as channel scanning. The SAR ADC is a one-shot type of a converter. One SOC/EOC sequence generates one data result. The sample rate is the sum of the capacitor charge time and the 14 TAD clocks of the conversion time. The sample rate of a typical SAR converter in the PIC24F series of parts ranges from 10K samples per second to 250K samples per second (the lower boundary is the discharge time of the sample cap into the load and its ESR).

The SAR accuracy model is simple. The result of the conversion contains the sum of all errors. For errors and limitations, refer to the specific device data sheets. The accuracy is not the same as the resolution. The resolution is a fixed number of bits (10, 12, etc), but the actual result of the conversion will vary based on these errors. The errors cause the expected digital output, known as the code word, to deviate from the ideal expected value. The code word will be within the range of errors. If the overall error for a SAR is  $\pm 4$  LSB, and the expected code word was 400H, it will be in the range of 3FCH to 404H and is still accurate to the specification. In an actual application, some of these errors can be compensated for by calibration measurements or software correction tables.

The P\_ADC and SD\_ADC have error mechanisms that are not present in the SAR Converter and are discussed in the following sections.

## Features of the Pipeline A/D Converter

The P\_ADC is a specific architecture that trades off speed for accuracy. The conversion speed of the P\_ADC in the PIC24F ranges from 1M samples per second to 10M samples per second. The timing model and accuracy model for the P\_ADC varies from the SAR Converter (see [Figure 1](#)).


The Pipeline ADC gets its name from the timing scheme used internally in the converter architecture and the fact that the code word is a result of a serial pipeline of smaller resolution converters. The output code word requires a fixed number of clock cycles (latency) before being valid. Once the pipeline is filled, the code words are updated every clock cycle. This differs from the SAR Converter, where every new code word requires a sample time plus a conversion time, usually 16-18 TAD clocks. For the P\_ADC, a 10 MHz sample clock generates 10M samples per second after the latency period of 8.5 clocks is met. There is a 1:1 correspondence between the output data rate and the sample rate. This makes the P\_ADC unique among

the SD\_ADC and SAR ADC. However, the fixed latency skews the input-to-output time relationship, where the current code word generated is the representation of the analog signal applied to the P\_ADC Converter's sample capacitor, 8.5 clocks prior.

The extremely fast conversion rate of the P\_ADC brings up the following concern: if the MPU is running at the full speed of 16 MIPS, how can samples generated at 10M/sec be handled? There are dedicated RAM buffers to capture snapshots of 32 samples and a DMA (Direct Memory Access) must be used. The snapshot concept is important for the P\_ADC, as a common technique is to capture 32 samples, have DMA input them into RAM and process them while the P\_ADC refills the buffer with the next snapshot. At a 1 MHz sample rate, the processor has approximately 470 MPU cycles to process the data before the buffer is filled. Most P\_ADC applications take a fixed number of samples in a single burst (the snapshot), do the processing and then repeat the sequence. A typical use for the P\_ADC is a line array camera scanning items on a fast moving conveyor belt. The P\_ADC will convert the analog camera video data quickly and process it before the next item moves in front of the camera. The P\_ADC has integrated hardware to make filling the buffer transparent to the user code.


The pipeline latency is more critical when multiple channels are used. The P\_ADC can support over 50 analog input channels. While switching from one channel to another, the application has to wait until the pipeline is flushed a minimum of 9 sample clocks. This is carried out using the sample list feature. The hardware scans the channels in the sample list and places the results in the buffer, which is transparent to the user. The pipeline latency is automatically taken into account and the results are aligned with the input channel multiplexer. The user code does not have to be programmed to flush the pipeline; the hardware will perform the operation. The SD\_ADC also has channel switching latency issues and these are discussed in the following section.

**FIGURE 1: PIPELINE A/D CONVERTER**



The accuracy model of the P\_ADC is different compared to other converter architectures. The initial error is identical to the SAR\_ADC as all the error sources are present in the code word. However, an additional noise error is added and this noise error has to be averaged over multiple samples in order to get the full resolution from the converter. The effect of the noise error is a Gaussian histogram of the expected code word, as shown in Figure 2.

**FIGURE 2: PIPELINE\_RAW**




The spread of possible code words generated by a constant input voltage is wider than expected. The higher noise floor of the P\_ADC causes the resolution to be less than 12 bits.

The converter cannot achieve the 12-bit accuracy without averaging at least 16 consecutive samples. In some designs, due to other noise contributors, such as a printed circuit board layout and power supply noise, the averaging may require 32 or 64 samples. It is recommended to average by powers of two, so that the division is a simple shift operation.

Figure 3 shows the improvement when averaging 16 samples of data with a stable input voltage.

**FIGURE 3: PIPELINE\_AVERAGE**



The averaging will not reduce the non-noise errors in the P\_ADC, such as Integral Nonlinearity (INL) and Differential Nonlinearity (DNL). The averaging will cause the data rate of the result to be less than the sample rate. The sample rate must be within 1 MHz and 10 MHz, which in turn, will determine the Nyquist frequency for AC signals. It is the throughput which will be lower by the number of averages taken.

The following are important considerations when using the 12-Bit Pipeline ADC:

- The sample rate is restricted to be within 1 MS/sec and 10 MS/sec
- Once the 8.5 clock latency is met, each sample clock produces a new result
- Averaging is required for the highest accuracy applications
- Use the sample list feature when scanning multiple inputs


For code examples using the Pipeline ADC, refer to the "dsPIC33/PIC24 Family Reference Manual", "12-Bit, High-Speed Pipeline A/D Converter" (DS30686).

## Features of the Sigma-Delta A/D Converter

The 16-Bit Sigma-Delta Converter uses a combination of a high sample rate and a low data rate to achieve high accuracy. The low data rate is a result of a digital

filtering algorithm that converts a serial data stream into a parallel code word and is referred to as a 'Decimation Filter' or an 'Oversampled Converter'. This filtering is inherently low-pass in nature and restricts the bandwidth of the input signal. Figure 4 shows the simplified block diagram of the SD\_ADC.

**FIGURE 4: SD\_ADC ARCHITECTURE**



The SD\_ADC Converter allows three possible sample rates for the Sigma-Delta modulator: 1 MHz, 2 MHz or 4 MHz. The modulator produces a serial bit stream whose pulse density is proportional to the input voltage. This serial data is used as the input to a 64-bit, fixed-point math processor that executes the digital filtering algorithm to produce the 16-bit code word. This filter can be set to one of seven possible Oversampling Ratios (16, 32, 64 ...1024), which produces the data rate. The relationship between the sample clock and the data rate is given by Equation 1.

**EQUATION 1:**


$$DataRate = \frac{(SampleClock)}{(4)(OSR)}$$

This bounds the lowest data rate at 244.1 Hz (1 MHz sample clock and an OSR of 1024). The higher the sample rate clock, the more accurate the results will be. The noise is higher in the spectra of the pulsed data stream, and hence, filtered out by the decimation filter, which is referred to as 'Noise Shaping' in the literature.

In terms of sample rate, it is the data rate, programmed by the application, which determines the overall behavior of the SD\_ADC. The SD\_ADC is unlike the SAR or the P\_ADC in terms of architecture. The sample rate is usually fixed at the highest rate of 4 MHz and the data rate is set depending on the required bandwidth of the input signal. The selected Oversampling Ratio (OSR) determines the bandwidth of the filter and restricts the type of signal to be measured.

Figure 5 shows the effect of the Oversampling Ratio on the bandwidth.

**FIGURE 5: DECIMATION FILTER BANDWIDTH vs. OSR**




The decimation filter has a response similar to an analog low-pass filter. As the OSR increases, the bandwidth of the decimation filter decreases. The actual transfer function is a sinc<sup>3</sup> shape (similar to an elliptical filter) and the pass band has a gradual roll-off up to the 3 dB point, where it rapidly drops off. As a rule of thumb, the flat portion of the decimation filter's response is one eighth of the bandwidth, where flat is <0.1 dB of attenuation. A 1-pole Butterworth filter has about one fourth of the pass-band flat to 0.1 dB in comparison. The -3 dB point of the decimation filter is approximately one third of the data rate. This corresponds to a 325 Hz bandwidth for the highest OSR of 1024. For DC measurements, it is a fairly wide bandwidth, as it includes AC power line harmonics which would pass through the ADC unfiltered. In the SD\_ADC, taking multiple readings and averaging the results will improve the overall accuracy. External low-pass filters and software notch/comb filters are other methods to reduce AC interference.


The low-pass filtering nature of the decimation filter plays an important role in using the SD\_ADC. The ideal input signal should be DC or have low harmonic content, like a sine wave. High harmonic content signals, such as narrow pulses, are not accurately converted by the SD\_ADC. Sigma-Delta Converters can be designed for higher frequency and higher harmonic content signals like audio, but in this implementation, the converter is limited to low harmonic content signals. The decimation filter also exhibits a variable transient response delay based on the OSR. The larger the OSR, the slower the filter's transient response (see Figure 6 and Figure 7).

If a high harmonic signal is converted by the SD\_ADC, the higher OSR settings will have large errors and be delayed longer in time. The decimation filter's transient response is slower as the OSR is larger. Even at the fastest data rate/smallest OSR, there is some attenuation and distortion as the higher harmonics are filtered out by the decimation algorithm. Hence, the SD\_ADC is best applied for DC/bridging measurements, such as weight, pressure and temperature, or for AC power measurements (50/60 Hz sine waves). The low-pass filtering helps in removing noise injected by Electromagnetic Interference (EMI)/Radio Frequency Interference (RFI), printed circuit board layout and power supplies. Figure 6 shows a narrow pulse signal and the effects of a high OSR (128) and a low OSR (16). The stair-stepping of the output is due to the DAC update being the same as the data rate.

**FIGURE 6: SD\_ADC INPUT/OUTPUT DELAY WITH OSR = 128**




**FIGURE 7: SD\_ADC INPUT/OUTPUT DELAY WITH OSR = 16**



The accuracy model of the SD\_ADC has higher gain and offset errors than the SAR or P\_ADC. There are special measurement modules built into the hardware that allows the firmware to correct these errors and increase the overall accuracy. For more information, refer to the code examples included in the **"16-Bit Sigma-Delta A/D Converter"** (DS30687A) section in the *"dsPIC33/PIC24 Family Reference Manual"*.

The timing model of the SD\_ADC is different from other converters. It is not a SOC/EOC type of handshake. Once enabled, the SD\_ADC free runs at the programmed data rate without any MPU resources. At the end of every conversion, an interrupt is generated and the conversion cycle continues, even if the interrupt is not serviced. The prior code word is overwritten by the next conversion cycle. The SD\_ADC continues to run and convert at the data rate until disabled. In addition, there is a 4-data cycle pipeline delay caused by the decimation filter's internal timing requirements. Similar to P\_ADC, the SD\_ADC pipeline has to be flushed when switching input channels or when first enabled (see Figure 8).

**FIGURE 8: SD\_ADC PIPELINE DELAY**



---

This 4-data cycle pipeline delay has an interesting side effect. When first enabled, or after a channel switch, the data for these four code words is neither the prior input result nor the new input result. Rather, the four code words generated by the decimation filter is a mixture of both readings. Hence, these four code words must be discarded by the application firmware.

The free-running conversion of the SD\_ADC can make syncing the result to a specific point in time difficult. Therefore, the SD\_ADC is ideally suited for non-time-critical measurements, like temperature, where the reading can be 10s of milliseconds delayed from the actual input event without adverse effects. Contrast this to a SAR Converter, where the delay from the input voltage to the code word is one conversion cycle. In the SD\_ADC Converter, every sample placed in the result register is seen at the input pins, four data clock periods prior.

Dithering is another important feature of the SD\_ADC that is not found on the other converters. Dithering is the purposeful adding of Gaussian white noise to the input voltage. Adding dithering causes the removal of Idle tones and reduces jitter in the code word when the input voltage is at the bit transition threshold.

An Idle tone is a signal that is generated by the decimation filter when an input voltage to the SD\_ADC causes the pulse density spectra out of the modulator to repeat in certain patterns. This is sometimes called a limit cycle, although Idle tones are part of the noise spectra and tones generated by a limit cycle are not. The result is the same; the decimation filter will generate a sine tone in addition to the correct code words. Different input voltages may generate several different frequencies of Idle tones. Dithering will modulate the input voltage in a way that there is no fixed repeating pulse density spectra fed to the decimation filter; this will remove the Idle tones.

Dithering is useful for all ADC architectures which have bit transitions near the noise floor, usually at 16 bits and above. Consider a 16-bit converter with an input range of 2.5V; this means every bit is a change of only approximately 38  $\mu$ V. If an input voltage is close to the transition point for the next code word ( $\pm 5 \mu$ V), and noise would cause the code word to jitter back and forth sporadically between the two possible values, and if the right amount of white noise is applied, then the code word will alternate between the two possible values. The code word would alternate in a way so that after being filtered by the decimation filter, the code word has a dominate value and is stable. Dithering has the effect of spreading the spectral spurious content of the input signal over the output spectrum. This will lower the signal-to-noise ratio and increase Spurious-Free Dynamic Range (SFDR), which is the difference between the input signal level and the highest harmonic level. Dithering will raise the overall noise floor while reducing the spurious peaks a large amount (on the order of 8-10 dB).

The following are important considerations when using the 16-Bit Sigma-Delta ADC:

- The data rate, not the sample rate, defines the bandwidth of the converter
- There is a fixed, 4-data cycle pipeline delay during POR or switching input channels
- Dithering is required in most cases for best accuracy
- The converter runs continuously once started and older data is automatically overwritten

## SUMMARY

The P\_ADC and SD\_ADC Converters are more application-specific than the standard SAR Converter. If the analog inputs are DC or low-frequency content AC, the SD\_ADC is best suited to make the measurement. Higher frequency AC signals require the use of the P\_ADC. For code examples using the new ADCs, refer to the specific FRMs at:

[http://www.microchip.com/stellent/idcplg?IdcService=SS\\_GET\\_PAGE&nodeId=2575](http://www.microchip.com/stellent/idcplg?IdcService=SS_GET_PAGE&nodeId=2575)

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELoQ, KEELoQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniclient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICTail, REAL ICE, rLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-62077-929-3

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**= ISO/TS 16949 =**

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110

**Canada - Toronto**  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**  
Tel: 49-2129-3766400

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Pforzheim**  
Tel: 49-7231-424750

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Venice**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Poland - Warsaw**  
Tel: 48-22-3325737

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820

10/28/13