

PIC18F26/46/56Q43 Silicon Errata and Data Sheet Clarifications

PIC18F26/46/56Q43



Introduction

The PIC18F26/46/56Q43 devices you have received conform functionally to the current device data sheet (DS40002171F), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the table below.

The errata described in this document will be addressed in future revisions of the PIC18F26/46/56Q43 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Table 1. Silicon Device Identification

Part Number	Device ID	Revision ID				
		B0	B2	B3	F1	G1
PIC18F26Q43	0x7420	0xA040	0xA042	0xA043	0xA141	0xA181
PIC18F46Q43	0x7440	0xA040	0xA042	0xA043	0xA141	0xA181
PIC18F56Q43	0x7460	0xA040	0xA042	0xA043	0xA141	0xA181


 **Important:** Refer to the **Device/Revision ID** section in the current **“PIC18FXXQ43 Family Programming Specification”** (DS40002079) for more detailed information on Device Identification and Revision IDs for your specific device.

Table 2. Silicon Issue Summary

Module	Feature	Item No.	Issue Summary	Affected Revisions				
				B0	B2	B3	F1	G1
ADCC	Capacitive Voltage Divider	1.1.1	CVD is only functional on PORTA[2:0] and PORTB[4:0]	X				
	Double Sample Conversions	1.1.2	An unexpected acquisition time is added between the first and second conversions.	X	X	X	X	X
Oscillator	XT mode	1.2.1	Maximum clock frequency limited to 2 MHz for XT mode	X	X			
I ² C	I ² C	1.3.1	I2CxADRO/1/2/3 registers have incorrect Reset value	X	X	X		
	I ² C	1.3.2	I2C Start and/or Stop flags may be set when I2C is enabled	X	X	X	X	
	I ² C	1.3.3	MDR bit is not cleared after Bus Timeout	X	X	X	X	X
	I ² C	1.3.4	Bus Timeout not Detected Properly when External Host Clock Stretches	X	X	X	X	X
	Clock Stretch Disable	1.3.5	Clock Stretch Disable not working properly	X	X	X	X	X
	I ² C	1.3.6	Bus Timeout causes False Start/Stop	X	X	X	X	X
	Multi-Host mode	1.3.7	Multi-Master Mode will cause bus failures	X	X	X	X	X
	Bus Free Time	1.3.8	I2C - The Bus Free Divider Ratio BFREDR = 1 value is not functional	X	X	X	X	X
	I ² C	1.3.9	CSTR bit is not cleared after Bus Timeout	X	X	X	X	X
	Bus Collision	1.3.10	Bus Collision Followed By a Stop Condition During a Transaction by an External Host Device May Hang the Bus	X	X	X	X	X
	Multi-Host Arbitration	1.3.11	I2C Module May Hang the Bus During Multi-Host Arbitration	X	X	X	X	X
SRAM	SRAM read-back	1.4.1	SRAM read-back can be incorrect	X				
In-Circuit Debug	Software breakpoints	1.5.1	Software breakpoints are not available	X	X	X	X	X
SMT	Reset Bit	1.6.1	Module stops working if RST bit is set while prescaler setting is not zero	X	X	X	X	X
Universal Asynchronous Receiver Transmitter	UART	1.7.1	UART TXDE signal may go low before the STOP bit has been entirely transmitted	X	X	X	X	X

Note: Only those issues indicated in the last column apply to the current silicon revision.

1. Silicon Errata Issues

NOTICE

This document summarizes all silicon errata issues from all revisions of silicon, previous and current. Only the issues indicated by the bold font in the following tables apply to the current silicon revision.

1.1 Module: Analog-to-Digital Converter with Computation (ADCC)

1.1.1 Capacitive Voltage Divider (CVD)

The CVD feature is only functional on PORTA[2:0] and PORTB[4:0]. This feature is not recommended for use on any other pins.

Work around

None.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X				

1.1.2 Double Sample Conversions

When enabling a Double Sample Conversion (DSEN = 1) with no Pre-charge time (ADPRE = 0) and no Acquisition time (ADACQ = 0), the maximum number of cycles of acquisition time is inserted prior to the second conversion. The first conversion will be performed as expected with no Pre-charge time and no Acquisition time. It is only between the first and second conversions where a maximum number of cycles of Acquisition time is performed unexpectedly.

Work around

Method 1:

Disable Double Sample Conversion (DSEN = 0) and perform two single conversions back to back.

Method 2:

If adding acquisition time is acceptable, then select no Pre-charge time, along with the desired Acquisition time.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.2 Module: Oscillator (OSC)

1.2.1 Maximum Clock Frequency Limited to 2 MHz for XT Mode

The maximum clock frequency for the intermediate gain setting that supports quartz crystal and ceramic resonator operation (XT mode) is being reduced from 4 MHz to 2 MHz.

Work around

For crystal or resonator frequencies above 2 MHz, use HS mode.

Affected Silicon Revisions

B0	B2	B3	F1	G1

X	X			
---	---	--	--	--

1.3 Module: Inter-Integrated Circuit (I²C)

1.3.1 The I2CxADR0/1/2/3 Registers Have Incorrect Reset Value

The I2CxADR0/2 registers reset to 0xFF when the I2CxMD is enabled instead of 0x00. The I2CxADR1/3 registers reset to 0xFE when the I2CxMD is enabled instead of 0x00.

Work around

None.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X		

1.3.2 The I²C Start and/or Stop Flags May Be Set When I²C Is Enabled

When I²C is enabled, erroneous Start and/or Stop conditions may be detected. This can generate erroneous I²C interrupts if enabled.

Work around

Use the following procedure to correctly detect the Start and Stop conditions:

1. Disable the Start and Stop conditions interrupt functions.
2. Enable the I²C module.
3. Wait 250 ns + six instruction cycles ($F_{OSC}/4$).
4. Clear the Start and Stop conditions interrupt flags.
5. Enable the Start and Stop conditions interrupt functions if used.

```
I2CxPIEBits.SCIE = 0;           // Disable Start conditoin interrupt
I2CxPIEBits.PCIE = 0;           // Disable Stop condition interrupt
I2CxCON0bits.EN = 1;           // Enable I2C
Delay();                         // Wait for 250 ns + 6 instruction cycles (FOSC/4)
I2CxPIRbits.SCIF = 0;           // Clear the Start condition interrupt flags
I2CxPIRbits.PCIF = 0;           // Clear the Stop condition interrupt flags
I2CxPIEBits.SCIE = 1;           // Enable Start condition interrupt if used
I2CxPIEBits.PCIE = 1;           // Enable Stop condition interrupt if used
```

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	

1.3.3 MDR Bit Is Not Cleared after Bus Time-Out

In the Host mode of the I²C module, when a bus time-out occurs during clock stretching and TOREC = 1, the MDR bit will not be cleared and a Stop will not be transmitted on the bus.

Work around

Force a Stop on the bus by setting the P bit upon bus time-out in Host mode. Forcing a Stop on the bus clears the MDR bit.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.3.4 Bus Time-Out Not Detected Properly When External Host Clock Stretches

When the module is operating in Client mode and an external Host device is clock stretching after the 8th SCL clock and a bus time-out occurs, the bus time-out is not detected properly. When the external Host times out before the Client and releases SCL to generate a Stop condition, the module continues to stretch SDA as if to generate an ACK and hangs the bus, and a Stop is never seen on the bus.

Work around

Reset the module by toggling the EN bit.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.3.5 Clock Stretch Disable Not Working Properly

When the CSD bit is set between a Start condition and the 8th falling SCL edge, the I²C module enters a state where the module clock stretches indefinitely after the next Start until a bus time-out occurs.

Work around

Force a reset of the module by toggling the EN bit.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.3.6 Bus Time-Out Causes False Start/Stop

When the module is operating in Client mode and an external Host device is clock stretching and a bus time-out occurs in the Client, the Client releases SDA and goes into the idle state. After the external Host generates a Stop condition on the bus by releasing SCL, the module can erroneously drive a low pulse on the SDA line, which acts as a false Start and Stop on the bus.

Work around

None.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.3.7 Operating in Multi-Host Mode Will Cause Bus Failures

If operating in Multi-Host mode and a second host drives SDA low at the same time the Start bit is generated, the module will fail to go into Host mode, but will continue to send an address and data as if it won arbitration. I2CCNT fails to decrement, and the module will remain in this state until a bus time-out occurs or the device is reset.

Work around

None.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.3.8 The Bus Free Divider Ratio BFREDR = 1 Value Is Not Functional

Setting the Bus Free Divider Ratio bit (BFREDR = 1) has no effect on the Bus Free Time Divider ratio.

Work around

Maintain BFREDR = 0 at all times.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.3.9 CSTR Bit Is Not Cleared after Bus Time-Out

When the module is operating in Client mode and TOREC = 1, and a bus time-out occurs during clock stretching, the CSTR bit will not be cleared, and the module continues to clock stretch and hang the bus.

Work around

Reset the I²C module by toggling the EN bit.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.3.10 Bus Collision Followed by a Stop Condition during a Transaction by an External Host Device May Hang the Bus

In a Multi-Host environment, when another Host device on the bus causes a collision (BCLIF bit) and forces a Stop during a transaction, the I²C module may not respond appropriately and hang the bus.

Work around

When a Bus Collision (BCLIF) is detected along with a Stop condition (PCIF), reset the I²C module by toggling the EN bit.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.3.11 I²C Module May Hang the Bus during Multi-Host Arbitration

The I²C module may hang the bus in a Multi-Host environment when another Host device initiates a transaction on the bus by issuing the Start condition before the I²C module pulls down the SDA line, and the most significant bit of the address header starts with a '0' in FME=0 or FME=1 mode.

Work around

When using FME=0 or FME=1 modes, the user can choose to assign addresses such that the most significant bit of the address header starts with a '1'. Alternatively, the user can select the FME=2 mode of operation.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.4 Module: SRAM

1.4.1 SRAM Read-Back

Following a device power-up sequence, there is a possibility that some SRAM locations will not return the expected written value but will read back '00' instead.

Work around

None. The device can only recover by power cycling.

This erroneous condition can be detected by running the following code that writes nonzero values to SRAM and then verifies that the returned read values are not '00'. If a returned value is '00', the application code has to be put into a safe state until a POR event occurs. This code has to be executed immediately after power-up. If the test passes, the device operation will be normal.

```
// SRAM test

FSR0 = 0xcff;           // Write data into RAM address for devices up to 2K RAM
INDF0 = 0x55;
PROD = INDF0;          // Read back data
if (PROD == 0){
    SAFE_STATE();      // RAM incorrectly read, suspend operation and go to Safe state
}

//For devices with more than 2K of SRAM, add the following code
FSR0 = 0x14ff;         // Write data into RAM
INDF0 = 0x55;
PROD = INDF0;          // Read back data
if (PROD == 0){
    SAFE_STATE();      // RAM incorrectly read, suspend operation and go to Safe state
}

//For devices with more than 4K of SRAM, add the following code
FSR0 = 0x24ff;         // Write data into RAM
INDF0 = 0x55;
PROD = INDF0;          // Read back data
if (PROD == 0){
    SAFE_STATE();      // RAM incorrectly read, suspend operation and go to Safe state
}
```

Affected Silicon Revisions

B0	B2	B3	F1	G1
X				

1.5 Module: In-Circuit Debug

1.5.1 Software Breakpoints Are Not Available

When debugging code, software breakpoints will not be available.

Work around

None.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.6 Module: Signal Measurement Timer (SMT)

1.6.1 Reset Bit

If the SMT clock prescaler is set to any value other than '00', setting the RST bit will cause the module to stop working. The RST bit will remain at the value '1', the counter will not increment, and no interrupts will be generated. The problem is cleared by turning the module off and on or by performing a device reset.

Work around

Method 1:

Do not set the RST bit; manual reset is usually not required for typical operation because the measurement logic will reset the counter automatically.

Method 2:

Write zero to the counter manually. Either disable the module or the clock before using this method.

Method 3:

Use 1:1 prescaler (PS = 00).

Method 4:

Use the CLKREF subsystem to provide a prescaled clock and set PS = 00.

Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

1.7 Module: Universal Asynchronous Receiver Transmitter (UART)


1.7.1 UART TXDE Signal May Go Low before the STOP Bit Has Been Entirely Transmitted

The UART Transmit Drive Enable (TXDE) signal could potentially transition into a low state before the UART STOP bit has been entirely transmitted due to the effects of parasitic capacitance on the TX line. In some applications, this could result in communication being prematurely terminated due to the TXDE bit going low before the STOP bit has had enough time to settle.

Work around

To ensure that the STOP bit settles into its final logic state before the TXDE signal transitions low, a biasing circuit can be implemented. A biasing circuit allows the TX line to either be driven high or low, rather than being left in a floating tri-state mode where prolonged rise or fall times could lead to communication being disrupted. This bias circuit should only be implemented on one end of the serial bus, and a termination resistor should be used on the other end. The figure below shows an example of a bias circuit that can be used to achieve this.

Please note that the resistor values used in this circuit are recommendations and that the actual resistor values required may vary based on the application.



Affected Silicon Revisions

B0	B2	B3	F1	G1
X	X	X	X	X

2. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40002171F):

Note:

Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

2.1 NVM-Nonvolatile Memory Module (Writing to DFM)

In Section **10.4.2 Writing to DFM**, the stepwise process is clarified to provide specific instructions on when to enable interrupts during the NVM Write sequence. The code example in Example 10-10 is also amended with an additional line. The changes are shown below in **bold**.

1. Set NVMADR registers with the target byte address.
2. Load NVMDATL register with desired byte.
3. Set the NVMCMD control bits to `b011 (Byte Write).
4. Disable all interrupts.
5. Perform the unlock sequence as described in the Unlock Sequence section.
6. Set the GO bit to start the DFM byte write.
7. **Interrupts can be enabled after the GO bit is set. If it is not desired to have interrupts during DFM write, then enable interrupts after the next step when the GO bit is cleared.**
8. Monitor the GO bit or NVMIF interrupt flag to determine when the write has been completed.
9. Set the NVMCMD control bits to `b000.

Example 10-10. Writing a Byte to Data Flash Memory in C

```
// Code sequence to write one byte to a DFM
// DFM target address is specified by DFM_ADDR
// Target data are specified by ByteValue

// Save interrupt enable bit value
uint8_t GIEBitValue = INTCON0bits.GIE;


// Load NVMADR with the target address of the byte
NVMADR = DFM_ADDR;
NVMDATL = ByteValue;           // Load NVMDAT with the desired value
NVMCON1bits.CMD = 0x03;       // Set the byte write command
INTCON0bits.GIE = 0;         // Disable interrupts
//----- Required Unlock Sequence -----
NVMLOCK = 0x55;
NVMLOCK = 0xAA;
NVMCON0bits.GO = 1;          // Start byte write
//-----
INTCON0bits.GIE = GIEBitValue; // Restore interrupt enable bit value (if interrupts are desired during DFM write)
while (NVMCON0bits.GO);     // Wait for the write operation to complete

// Verify byte write operation success and call the recovery function if needed
if (NVMCON1bits.WREERR) {
    WRITE_FAULT_RECOVERY();
}

NVMCON1bits.CMD = 0;        // Disable writes to memory
```

2.2 PIC18 CPU (System Arbitration)

The following note has been added after the existing text of Section **7.1 System Arbitration**, to clarify the interaction of the System Arbiter, the PRLOCKED bit and system interrupts.

 **Important: When the PRLOCKED bit is set, the Non Volatile Memory (NVM) module has a fixed priority of 0 that cannot be changed. If an interrupt is desired when an NVM read/write operation is in progress, then the ISR priority level must be set to 0. The NVM module priority is ignored when PRLOCKED bit is cleared.**

3. Appendix A: Revision History

Doc Rev.	Date	Comments
M	10/2024	Added silicon errata items 1.3.3 through 1.3.11; removed previous data sheet clarifications 2.1 and 2.2, and added new clarifications 2.1 (NVM-Writing to DFM) and 2.2 (CPU-System Arbitration).
L	10/2022	Added silicon revision G1
K	03/2022	Added silicon errata items 1.1.2, 1.6.1, 17.1 and data sheet clarifications 2.1 and 2.2
J	07/2021	Added silicon revision F1 and silicon erratum item 1.3.2
H	03/2021	Added silicon errata item 1.5.1; deleted data sheet clarification 2.1
G	10/2020	Added silicon revision B3 and UART Transmit Collision Interrupt data sheet clarification; updated silicon errata item 1.3.1
F	08/2020	Added silicon revision B2
E	06/2020	Added silicon errata item 1.4.1
D	06/2020	Added silicon errata item 1.3.1
C	04/2020	Added XT mode errata and Temperature Indicator data sheet clarification
B	02/2020	Added working pins for CVD
A	12/2019	Initial document release

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip’s product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure

that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019-2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-3420-1

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Hod Hasharon Tel: 972-9-775-5100 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Druenen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820