# SY58605U



# 3.2Gbps Precision, LVDS Buffer with Internal Termination and Fail Safe Input

### **General Description**


The SY58605U is a 2.5V, high-speed, fully differential LVDS buffer optimized to provide less than  $10ps_{pp}$  total jitter. The SY58605U can process clock signals as fast as 2GHz or data patterns up to 3.2Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV (200mV $_{pp}$ ) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated voltage reference ( $V_{REF-AC}$ ) is provided to bias the  $V_T$  pin. The output is 325mV LVDS, with rise/fall times guaranteed to be less than 100ps.

The SY58605U operates from a 2.5V ±5% supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). For applications that require CML or LVPECL outputs, consider Micrel's SY58603U and SY58604U, buffers with 400mV and 800mV output swings respectively. The SY58605U is part of Micrel's high-speed, Precision Edge® product line.

Datasheets and support documentation can be found on Micrel's web site at: www.micrel.com.

# **Functional Block Diagram**





Precision Edge®

#### **Features**

- Precision 325mV LVDS buffer
- Guaranteed AC performance over temperature and voltage:
  - DC-to > 3.2Gbps throughput
  - <300ps typical propagation delay (IN-to-Q)</li>
  - <100ps rise/fall times</p>
- Fail Safe Input
  - Prevents output from oscillating when input is invalid
- Ultra-low jitter design
  - <1ps<sub>RMS</sub> cycle-to-cycle jitter
  - <10ps<sub>PP</sub> total jitter
  - <1ps<sub>RMS</sub> random jitter
  - <10ps<sub>PP</sub> deterministic jitter
- High-speed LVDS output
- 2.5V ±5% power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 8-pin (2mm x 2mm) DFN package

# **Applications**

- · All SONET clock and data distribution
- · Fibre Channel clock and data distribution
- Gigabit Ethernet clock and data distribution
- · Backplane distribution

#### **Markets**

- Storage
- ATE
- · Test and measurement
- Enterprise networking equipment
- High-end servers
- Access
- Metro area network equipment

Precision Edge is a registered trademark of Micrel, Inc.


Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY58605UMG	DFN-8	Industrial	605 with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY58605UMGTR <sup>(2)</sup>	DFN-8	Industrial	605 with Pb-Free bar-line indicator	NiPdAu Pb-Free

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A$  = 25°C, DC Electricals only.
- 2. Tape and Reel.

# **Pin Configuration**



8-Pin DFN

# **Pin Description**

Pin Number	Pin Name	Pin Function
1, 4	IN, /IN	Differential Input: This input pair is the differential signal input to the device. Input accepts DC-coupled differential signals as small as $100\text{mV}$ ( $200\text{mV}_{PP}$ ). Each pin of this pair internally terminates with $50\Omega$ to the VT pin. If the input swing falls below a certain threshold (typically $30\text{mV}$ ), them the Fail Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state. See "Input Interface Applications" subsection for more details.
2	VT	Input Termination Center-Tap: Each input terminates to this pin. The $V_T$ pin provides a center-tap for each input (IN, /IN) to a termination network for maximum interface flexibility. See "Input Interface Applications" subsection for more details.
3	VREF-AC	Reference Voltage: This output biases to $V_{CC}$ –1.2V. It is used for AC-coupling input IN and /IN. Connect VREF-AC directly to the VT pin. Bypass with 0.01 $\mu$ F low ESR capacitor to VCC. Maximum sink/source current is ±1.5mA. See "Input Interface Applications" subsection for more details.
5	GND,	Ground: Exposed pad must be connected to a ground plane that is the same
	Exposed pad	potential as the ground pin.
6, 7	/Q, Q	LVDS Differential Output Pair: The output swing is typically 325mV. Normally terminated with 100 $\Omega$ across the pair (Q, /Q). See "LVDS Output Termination" subsection for more details.
8	VCC	Positive Power Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the $V_{CC}$ pin as possible.

# **Absolute Maximum Ratings**(1)

Supply Voltage (V <sub>CC</sub> )
Input Voltage $(V_{IN})$ 0.5V to $V_{CC}$ +0.3V
LVDS Output Current (I <sub>OUT</sub> )±10mA
Input Current
Source or Sink Current on (IN, /IN)±50mA
Current (V <sub>REF</sub> )
Source or sink current on V <sub>REF-AC</sub> <sup>(4)</sup> ±1.5mA
Maximum operating Junction Temperature 125°C
Lead Temperature (soldering, 20sec.) 260°C
Storage Temperature (T <sub>s</sub> )65°C to +150°C

# Operating Ratings<sup>(2)</sup>

Supply Voltage $(V_{IN})$	
Package Thermal Resistance <sup>(3)</sup>	
DFŇ	
Still-air (θ <sub>JA</sub> )	93°C/W
Junction-to-board (w 🔊)	56°C/W

# DC Electrical Characteristics<sup>(5)</sup>

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage Range		2.375	2.5	2.625	V
Icc	Power Supply Current	No load, max. V <sub>CC</sub>		35	50	mA
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input HIGH Voltage (IN, /IN)	IN, /IN	1.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (IN, /IN)	IN, /IN	0		V <sub>IH</sub> -0.1	V
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	see Figure 3a, Note 6	0.1		1.7	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swing ( IN - /IN )	see Figure 3b	0.2			V
V <sub>IN_FSI</sub>	Input Voltage Threshold that Triggers FSI			30	100	mV
V <sub>REF-AC</sub>	Output Reference Voltage		V <sub>CC</sub> -1.3	V <sub>CC</sub> -1.2	V <sub>CC</sub> -1.1	V
$V_{T\_IN}$	Voltage from Input to V <sub>T</sub>				1.28	V

#### Notes:

- Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ΨJB and θJA values are determined for a 4-layer board in still-air number, unless otherwise stated.
- 4. Due to the limited drive capability, use for input of the same package only.
- The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 6.  $V_{IN}$  (max) is specified when  $V_T$  is floating.

# LVDS Output DC Electrical Characteristics<sup>(7)</sup>

 $V_{CC}$  = +2.5V ±5%,  $R_L$  = 100 $\Omega$  across the outputs;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OUT</sub>	Output Voltage Swing	See Figure 3a	250	325		mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing	See Figure 3b	500	650		mV
V <sub>OCM</sub>	Output Common Mode Voltage		1.125	1.20	1.275	V
Δ <sub>VOCM</sub>	Change in Common Mode Voltage		-50		50	mV

#### Note:

<sup>7.</sup> The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

#### **AC Electrical Characteristics**

 $V_{CC}$  = +2.5V ±5%,  $R_L$  = 100 $\Omega$  across the outputs, Input  $t_r/t_f$ :  $\leq$ 300ps;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parame	ter	Condition		Min	Тур	Max	Units
f <sub>MAX</sub>	MAX Maximum Frequency		NRZ Data		3.2			Gbps
			V <sub>OUT</sub> > 200mV	Clock	2.0	3		GHz
t <sub>PD</sub>	t <sub>PD</sub> Propagation Delay IN-to-Q		V <sub>IN</sub> : 100mV-200mV		170	280	420	ps
			200mV-800mV		130	200	300	ps
t <sub>Skew</sub>	Part-to-Part Skew		Note 8				135	ps
t <sub>Jitter</sub>	Data	Random Jitter	Note 9				1	ps <sub>RMS</sub>
		Deterministic Jitter	Note 10				10	pspp
	Clock	Cycle-to-Cycle Jitter	Note 11				1	ps <sub>RMS</sub>
		Total Jitter	Note 12				10	pspp
t <sub>r,</sub> t <sub>f</sub>	Output F (20% to	Rise/Fall Times 80%)	At full output swing.		35	60	100	ps
	Duty Cycle		Differential I/O		47		53	%

#### Notes:

- 8. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- Random jitter is measured with a K28.7 pattern, measured at ≤ f<sub>MAX</sub>.
- 10. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2<sup>23</sup>–1 PRBS pattern.
- 11. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. t<sub>JITTER\_CC</sub> = T<sub>n</sub> -T<sub>n+1</sub>, where T is the time between rising edges of the output signal.
- Total jitter definition: with an ideal clock input frequency of ≤ f<sub>MAX</sub> (device), no more than one output edge in 10<sup>12</sup> output edges will deviate by more than the specified peak-to-peak jitter value.

### **Functional Description**

#### Fail-Safe Input (FSI)

The input includes a special failsafe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below 100mV<sub>PK</sub> (200mV<sub>PP</sub>), typically 30mV<sub>PK</sub>. Maximum frequency of SY58605U is limited by the FSI function.

#### **Input Clock Failure Case**

If the input clock fails to a floating, static, or extremely low signal swing, the FSI function will then eliminate a metastable condition and guarantee a stable output. No ringing and no undetermined state will occur at the output under these conditions.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to "Typical Characteristics" for detailed information.

### **Timing Diagrams**




Figure 1a. Propagation Delay







Figure 1b. Fail Safe Feature


# **Typical Characteristics**


 $V_{CC}$  = 2.5V, GND = 0V,  $V_{IN}$  = 100mV,  $R_L$  = 100 $\Omega$  across the outputs,  $T_A$  = 25°C, unless otherwise stated.












#### **Functional Characteristics**


 $V_{CC}$  = 2.5V, GND = 0V,  $V_{IN}$  = 250mV, Data Pattern:  $2^{23}$ -1,  $R_L$  = 100 $\Omega$  across the outputs,  $T_A$  = 25°C, unless otherwise stated.






TIME (500ps/div.)

1.2Gbps Clock




TIME (200ps/div.)

#### 2.5Gbps Clock



TIME (100ps/div.)

#### 3.2Gbps Clock




TIME (80ps/div.)

# **Functional Characteristics** (continued)


 $V_{CC}$  = 2.5V, GND = 0V,  $V_{IN}$  = 100mV,  $R_L$  = 100 $\Omega$  across the outputs,  $T_A$  = 25°C, unless otherwise stated.

#### 200MHz Clock




TIME (750ps/div.)

#### 625MHz Clock




TIME (200ps/div.)

#### 1.25GHz Clock



TIME (100ps/div.)

#### **2GHz Clock**



TIME (70ps/div.)

# **Input Stage**




Figure 2. Simplified Differential Input Buffer




Figure 3a. Single-Ended Swing




Figure 3b. Differential Swing




Figure 3c. LVDS Common Mode Measurement




Figure 3d. LVDS Differential Measurement

# **Input Interface Applications**




Figure 4a. CML Interface (DC-Coupled)

Option: May connect  $V_T$  to  $V_{CC}$ 




Figure 4b. CML Interface (AC-Coupled)




Figure 4c. LVPECL Interface (DC-Coupled)




Figure 4d. LVPECL Interface (AC-Coupled)





Figure 4e. LVDS Interface

# **Related Product and Support Documents**

Part Number	Function	Data Sheet Link
SY58603U	4.25Gbps Precision CML Buffer with Internal Termination and Fail Safe Input	http://www.micrel.com/page.do?page=/product-info/products/sy58603u.shtml
SY58604U	3.2Gbps Precision LVPECL Buffer with Internal Termination and Fail Safe Input	http://www.micrel.com/page.do?page=/product-info/products/sy58604u.shtml
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml

### **Package Information**



8-Pin (2mm x 2mm) DFN

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.