

Bit-Banging the SDI and SQI Modes of Microchip 23XX512/23XX1024 Serial SRAMs

Author: Alexandru Valeanu
Microchip Technology Inc.

INTRODUCTION

This application note explains in detail the recommended usage of the SDI and SQI modes of operation of the Microchip 23XX512/23XX1024 Serial SRAM devices, as well as the possibilities to configure the device for the above alternative modes of operation.

Many embedded systems require some amount of volatile storage for temporary data. Because of their small footprint, low I/O pin requirement, low-power consumption and low cost, serial SRAMs are a popular choice for volatile storage.

Serial SRAM devices are available in a number of density offerings, operational voltage ranges and packaging options. The serial SRAM products offer an alternative to the traditional parallel architecture in order to save board area, I/O count, power, and cost. However, the speed advantages often offered by parallel SRAM can limit the adoption of serial SRAM products into embedded designs.

Microchip Technology has addressed this need by offering a line of serial SRAMs that use not only the industry standard SPI communication, but also two other modes of communication for increased data throughput: SDI and SQI modes, which will be detailed further in this text.

OVERVIEW AND BENEFITS OF SDI AND SQI MODES

The 23XX512/23XX1024 serial SRAM supports SDI (Serial Dual) and SQI (Serial Quad) modes of operation, when used with compatible master devices. As a definition, for SDI mode of operation, two bits are transferred per clock using the SIO0 and SIO1 pins. Bits are clocked MSB first.


For the SQI mode of operation, one nibble per clock or four bits of data are transferred per clock using the SIO0, SIO1, SIO2 and SIO3 pins. The nibbles are clocked MSB first.

The main reason to use these modes of operation is the increased data rates.

As an example, in the Quad mode, one nibble is entered per clock. This means that, at a rate of 20 MHz, the maximum speed will be 80 Mbits/second.

Note that hardware ports supporting SDI/SQI modes are not common on many MCUs today, so the alternative to communicate on a SDI/SQI bus is to bit-bang using GPIOs (two in the case of the dual protocol, four in the case of the quad protocol).

FIGURE 1: SCHEMATIC DIAGRAM



As presented in [Figure 1](#), the example application uses PORTE of the PIC24FJ128GA010 to drive the four serial lines: SIO0, 1, 2, 3. On an Explorer 16 evaluation board, PORTE also drives the LCD. When operating the 23LC1024 at 3.3V, an Explorer 16 board with a 3V LCD should be used. Using a 5V LCD will result in the input voltage of the SIOx pins to exceed their maximum rated values.

PORTF was used to drive the general command lines: CS, SCK.

APPLICATION DESCRIPTION

A string (source) is written in the SRAM, then read back (destination string).

The two strings are compared. In case of a mismatch, an error message is displayed on the on-board LEDs. In case of a successful comparison, a success message is displayed on LEDs D3-D10. The display value for errors is 0xFF, and for success is 0x55, where a '1' corresponds to an LED being turned on.

All these actions are performed in four modes of operation:

- Random Byte mode SDI (serial dual interface)
- Random Byte mode SQI (serial quad interface)
- Sequential mode SDI (serial dual interface)
- Sequential mode SQI (serial quad interface)

Since both modes (dual and quad) can be entered from the basic SPI mode (through the EDIO/EQIO commands), every sequence will be ended through the RSTIO command, in order to come back to the basic SPI mode.

Finally, keep in mind that the mode of operation must be set by the user, in firmware, at the beginning of the main function using the "mode" variable (SDI byte, SDI sequential, SQI byte, SQI sequential).

FIRMWARE OVERVIEW

The code was developed on an Explorer 16 evaluation board, using a PIC24 platform (PIC24FJ128GA010). The following software tools were used:

MPLAB® X IDE V2.10. and the XC16 compiler V1.21. Communication was performed through the "bit-bang" method.

The presented drivers are:

- HEADERS (declaring all necessary low-level functions)
 - delay.h – for easy and general use, delays were performed in .asm, avoiding timers.
 - spibb.h – basic SPI access header (the suffix "bb" means bit-bang)
 - sdibb.h – header for the serial dual communication
 - sqibb.h – header for the serial quad communication
- FUNCTIONS (defining all necessary low-level functions)
 - delay_func.c
 - spibb_func.c
 - sdibb_func.c
 - sqibb_func.c

DUAL INTERFACE MODE (SDI)


The 23XX512/23XX1024 support the Serial Dual Input (SDI) mode of operation. To enter SDI mode, the EDIO command must be clocked, as shown in Figure 2. It should be noted that if the MCU resets before the SRAM, the user will need to determine the serial mode of operation of the SRAM and reset it accordingly.

Read and write sequences in SDI mode are shown in the figures below.

Entering the SDI Mode from SPI Mode

The SDI mode must be entered through the EDIO command, starting from the SPI mode. The related sequence is shown in Figure 2.

FIGURE 2: ENTERING THE SDI MODE



Writing the Mode Register in SDI Mode

Once in the SDI mode (through the EDIO command), the user may set one of three modes of operation: Byte, Page and Sequential, by writing the mode register. Upon power-up, the 23LC1024 defaults to Page mode.


SETTING THE BYTE MODE IN SDI MODE

For the Byte mode, the flow is:

- transmit first the WRMR command
- transmit the Byte mode value

The sequence is shown in [Figure 3](#).

FIGURE 3: ENTERING THE BYTE MODE IN SDI MODE




SETTING THE SEQUENTIAL MODE IN SDI MODE

For the Sequential mode, the flow is:

- transmit first the WRMR command
- transmit the Sequential mode value

The sequence is depicted in [Figure 4](#).

FIGURE 4: ENTERING THE SEQUENTIAL MODE IN SDI MODE



Writing a Byte in SDI Mode


The general flow is:

- assert $\overline{CS}$ low
- transmit the Write command
- send the three address bytes: high, medium, low
- send the data byte
- deassert $\overline{CS}$ high

The sequence is shown in [Figure 5](#).

Since two wires are used to send the information (SIO0, SIO1), four clocks are needed per byte.

FIGURE 5: WRITING A BYTE IN SDI MODE



Reading a Byte in SDI Mode


The general flow is:

- assert $\overline{CS}$ low
- transmit the Read command
- send the three address bytes: high, medium, low
- read the first byte, which is a dummy byte.
- read the useful byte
- deassert $\overline{CS}$ high

The sequence is shown in [Figure 6](#).

Note: Keep in mind that during the dummy byte, the SRAM does not offer a valid byte, but instead, the SIOx lines are high-impedance. At the same time, the MCU is waiting to read and, accordingly, the related GPIOs are set as inputs. Therefore, the state of the bus is high-impedance.

FIGURE 6: READING A BYTE IN DUAL MODE




Writing a String (Sequential) in SDI Mode

The flow of the sequential write is similar to the random byte write, except that the user may write as many bytes as necessary, until the $\overline{CS}$ is again deasserted high.

While operating in Page mode, the write is limited to the current page, whereas operating in Sequential mode allows the entire array to be written in a single command. The sequence is presented in [Figure 7](#).

FIGURE 7: WRITING A STRING IN SDI SEQUENTIAL MODE



- Note 1:** AH = High address
- 2:** AM = Medium address
- 3:** AL = Low address
- 4:** B1 = First written byte
- 5:** B2 = Second written byte
- 6:** B3 = Third written byte


Reading a String (Sequential) in SDI Mode

The flow of reading a string in Sequential mode is similar to the read of random byte, except that the user may read as many bytes as necessary, until $\overline{\text{CS}}$ is again deasserted high.

The first read byte is a dummy byte.

The sequence is shown in Figure 8.

FIGURE 8: READING A STRING IN SDI SEQUENTIAL MODE




The SIOx signals are high-impedance during the dummy byte.

Exiting the SDI Mode

To exit the Dual mode and return to the basic (default) SPI mode, the RSTIO command (FFh) must be transmitted on the two lines of the SDI interface. The streaming is shown in [Figure 9](#).

FIGURE 9: EXITING THE SDI MODE



QUAD INTERFACE MODE (SQI)

In addition to the Serial Dual interface (SDI) mode of operation, Serial Quad Interface (SQI) is also supported. In this mode the hold functionality is not available since the HOLD pin is used for communication.


This mode has the same operating principles as the SDI mode. The only difference is the number of wires, four instead of two.

To enter SQI mode, the EQIO command must be clocked, as shown in Figure 10.

Entering the SQI Mode from SPI Mode

The SQI mode must be entered from the SPI mode by issuing the EQIO command. The related sequence is shown in Figure 10. Only the EQIO waveform is shown; waveforms for SQI commands are not shown due to a limitation in the number of available scope channels (only four).

FIGURE 10: ENTERING THE SQI MODE



The SQI mode can be exited (returning to the default SPI mode) in the same manner as the Dual mode, except that the RSTIO command (FFh) is issued on four wires instead of two.

CONCLUSION

This document presents basic support for customers who need to use the two fast modes of communication (SDI and SQI) with Microchip's serial SRAMs 23XX512/23XX1024. Many of the necessary headers and drivers are presented, as well as an example of the main function, detailing how to access (read/write) the serial SRAM.

The code was developed on a Explorer 16 evaluation board, using a PIC24 platform (PIC24FJ128GA010). The software tools used are: MPLAB X IDE V2.10 and the XC16 compiler V1.21.

APPENDIX A: REVISION HISTORY

Revision A (07/2014)

Initial release of this document.

AN1791

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Klear, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KlearNet, KlearNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-383-9

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110

Canada - Toronto
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf
Tel: 49-2129-3766400

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Pforzheim
Tel: 49-7231-424750

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw
Tel: 48-22-3325737

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820