# SAM L22 Family Silicon Errata and Data Sheet Clarification

**SAM L22 Family** 



# **SAM L22 Family**

The SAM L22 family of devices that you have received conform functionally to the current Device Data Sheet (DS60001465), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the following table.

The errata described in this document will be addressed in future revisions of the SAM L22 family silicon.

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in 2. Data Sheet Clarifications, following the discussion of silicon issues.

Table 1. SAM L22 Silicon Device Identification

Part Number	Davisa Identification (DIDI21.01)	Revision ID (DI	D.REVISION[3:0])
Part Number	Device Identification (DID[31:0])	Α	В
ATSAML22N18A	0x10820x00		
ATSAML22N17A	0x10820x01		
ATSAML22N16A	0x10820x02		
ATSAML22J18A	0x10820x05		
ATSAML22J17A	0x10820x06	0x0	0x1
ATSAML22J16A	0x10820x07		
ATSAML22G18A	0x10820x0A		
ATSAML22G17A	0x10820x0B		
ATSAML22G16A	0x10820x0C		

**Note:** Refer to the "Device Services Unit" chapter in the current Device Data Sheet (DS60001465) for detailed information on Device Identification and Revision IDs for your specific device.

# **Silicon Errata Summary**

Table 2. Silicon Errata Summary

Module	Footure	Errata #	Janua Summanu	Affected Revisions		
Wodule	Feature	Ellata #	Issue Summary	А	В	
AC	AC0 with PA02 Input	1.1.1	After a Power-on Reset (POR), the capacitance on PA02 is offset by an amount that slowly decays during 5 seconds, making any touch-related measurements on this pin is unreliable.	Х	Х	
PM	Low-Power Configuration	1.2.1	If the PM.STDBYCFG.VREGSMOD field is set to 2 (low- power configuration), the oscillator source driving the GCLK_MAIN clock will still be running in Standby mode causing extra consumption.	Х		

continued							
Module	Feature	Errata #	lssue Summary		Revisions		
РМ	Regulator in Standby Mode	1.2.2	Writing PM.STDBYCFG.VREGSMOD to one does not set the main voltage regulator in Standby mode, the low-power regulator is still used in Standby mode.	X	Х		
DFLL48M	Write Access to DFLL Register	1.3.1	The DFLL clock must be requested before being configured, otherwise a write access to a DFLL register can freeze the device.	Х	Х		
DFLL48M	Out of Bounds Interrupt	1.3.2	If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated.	Х	Х		
DFLL48M	DFLL Status Bit in USB Clock Recovery Mode	1.3.3	The DFLL status bits in the STATUS register during the USB Clock Recovery mode can be wrong after a USB suspend state.	X	X		
DMAC	Disable a Trigger From the Module	1.4.1	A write from DMAC to a register in a module to disable a trigger from the module to DMAC, does not work in Standby mode.	Х			
DMAC	Linked Descriptor	1.4.2	When using many DMA channel and if one of these DMA channels has a linked descriptor, a fetch error can appear on this channel.	Х	Х		
DMAC	Linked Descriptors	1.4.3	When at least one channel using linked descriptors is already active, enabling another DMA channel (with or without linked descriptors) can result in a channel Fetch Error (FERR), or an incorrect descriptor fetch.	Х	Х		
FDPLL	FDPLL Jitter	1.5.1	Maximum FDPLL input reference clock frequency (fGCLK_DPLL) does not meet the published specification.	Х			
FDPLL	DPLLRATIO Register	1.5.2	When FDPLL ratio value in DPLLRATIO register is changed on the fly, STATUS.DPLLLDRTO will not be set even though the ratio is updated.	Х	Х		
PORT	PORT Read/Write on Non-Implemented Register	1.6.1	PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB), do not generate a PAC protection error.	х	X		
PORT	PA24 and PA25 Pull- down Functionality	1.6.2	Pull-down functionality is not available on GPIO pins, PA24 and PA25.	Х	Х		
SUPC	Buck Converter Mode	1.7.1	Digital Phase-Locked Loop (FDPLL96M) and Digital Frequency-Locked Loop (DFLL48M) PLL's cannot be used with main voltage regulator in Buck converter mode.	Х	Х		
SUPC	Buck Converter as a Main Voltage Regulator	1.7.2	When Buck converter is set as main voltage regulator (SUPC.VREG.SEL=1), the microcontroller can freeze when leaving Standby mode.	Х	Х		
Device	VBAT in Battery Back Up Mode	1.8.1	When VBAT>VDDANA, in battery Backup mode or in battery Forced mode (SUPC.BBPS.CONF=FORCED) an over consumption appears due to high voltage on PC00, PC01, PB00, PB01, PB02 pins.	X			
Device	Excess Current Consumption and SLCD	1.8.2	When LCD feature is enable and (VLCD - VDD) > 0.7V, an extra consumption occurs.	Х			
Device	Excess Current Consumption	1.8.3	When ABS (VLCD - VDD) < 50 mV, an extra consumption can occur on VLCD (if VLCD generated externally) or on VDD (if VLCD generated internally).	X			
Device	Standby entry	1.8.4	Potential hard fault upon standby entry when Systick interrupt is enabled.	X	Х		
PTC	PTC Lines Incorrect Mapping	1.9.1	Five PTC lines are mapped on PC00, PC01, PB00, PB01, PB02 instead of PC05, PC06, PA11, PA10, PA09.	Х			
ADC	ADC Result in Unipolar Mode	1.10.1	The LSB of ADC result is stuck at zero in Unipolar mode for 8-bit and 10-bit resolutions.	Х	х		



continued					
Module	Feature	Errata #	Issue Summary		Revisions
ADC	Synchronized Event During ADC Conversion	1.10.2	If a synchronized event is received during an ADC conversion, the ADC will not acknowledge the event, causing a stall of the event channel.	A X	Х
ADC	Free Running Mode	1.10.3	In Standby Sleep mode, when the ADC is in Free-Running mode (CTRLC.FREERUN=1) and the RUNSTDBY bit is set to 0 (CTRLA.RUNSTDBY=0), the ADC keeps requesting its generic clock.	х	х
ADC	SYNCBUSY.SWTRIG Bit	1.10.4	ADC SYNCBUSY.SWTRIG get stuck to one after wake up from Standby Sleep mode.	Х	Х
ADC	Effective Number of Bits	1.10.5	The ADC effective number of bits (ENOB) is 9.2 in this revision.	Х	
ADC	Power Consumption	1.10.6	Power consumption for up to 1.6 seconds on VDDANA when the ADC is disabled manually or automatically.	Х	
ADC	SEQSTATE	1.10.7	The SEQSTATUS synchronization is not managed properly when the system comes out of standby mode, leading to a wrong SEQSTATE value read in the first SEQSTATUS update of the sequence.	Х	Х
тс	SYNCBUSY Flag	1.11.1	When clearing the STATUS.PERBUFV/STATUS.CCBUFVx flags, the SYNCBUSY.PER/SYNCBUSY.CCx flags are released before the PERBUF/CCBUFx registers are restored to their expected value.	Х	X
RTC	RTC Tamper Interrupt	1.12.1	When the tamper controller is configured for asynchronous detection, an RTC tamper interrupt can occur while the RTC is disabled.	Х	
RTC	Tamper Interrupt and Timestamp	1.12.2	When the tamper controller is configured for time stamp capture, the RTC tamper interrupt occurs before the TIMESTAMP register is updated.	x	
RTC	Active Layer Mode and DMA	1.12.3	When the tamper controller is configured for ACTL, the mismatch signal used to qualify the DMA and interrupt triggers produces different results.	X	
RTC	Active Layer Mode and Timestamp	1.12.4	When the tamper controller is configured for Active Layer mode, the RTC tamper interrupt occurs before the TIMESTAMP register is updated.	x	
RTC	Active Layer Mode with Input 4 and Timestamp	1.12.5	When the tamper input 4 action is configured for Active Layer mode (TAMPCTRL.IN4ACT=3), the RTC tamper interrupt occurs before the TIMESTAMP register is updated.		Х
RTC	Active Layer Mode with Input 4 and DMA	1.12.6	When the tamper input 4 action is configured for Active Layer mode (TAMPCTRL.IN4ACT=3), the mismatch signal used to qualify the DMA and interrupt triggers produces different results.		x
RTC	RTC with PB01 IO	1.12.7	If PB01 is multiplexed to RTC peripheral (RTC/IN2), the system will always see this input pin as logic '0' when Backup mode is entered. If the detection transition TAMPCTRL.TAMLVL2 = 0, it might falsely wake up the system.	Х	X
RTC	Tamper Detection When RTC Disabled	1.12.8	When the tamper controller is configured for CAPTURE while the RTC is disabled, there is a noisy pin.	Х	Х
тсс	Advance Capture Mode	1.13.1	Advance capture mode (CAPTMIN CAPTMAX LOCMIN LOCMAX DERIVO) does not work if an upper channel is not in one of these modes, for example, when CC[0]=CAPTMIN, CC[1]=CAPTMAX, CC[2]=CAPTEN, and CC[3]=CAPTEN, CAPTMIN and CAPTMAX do not work.	Х	х



continued					
Module	Feature	Errata #	lssue Summary		Revisions
TCC	SYNCBUSY Flag	1.13.2	When clearing the STATUS.xxBUFV flag, the SYNCBUSY is released before the register is restored to its appropriate value.	A X	X
тсс	MAX Capture Mode	1.13.3	In Capture mode using MAX Capture mode, timer set in up counting mode, if an input event occurred within 2 cycles before TOP, the value captured is zero instead of TOP.	Х	х
тсс	Dithering Mode	1.13.4	Using TCC in Dithering mode with external retrigger events, can lead to unexpected stretch of right aligned pulses or shrink of left aligned pulses.	Х	Х
SERCOM	USART in Auto-baud Mode	1.14.1	In USART Auto-Baud mode, missing stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.	х	Х
SERCOM	SERCOM Instances	1.14.2	SAML22G devices delivered before date code 1716 only have 3 SERCOMs available (0,1,2) instead of 4 (0,1,2,3).	Х	Х
SERCOM	Parity Error in ISO7816 T0 Mode	1.14.3	In ISO7816 T0 mode when start of frame detect is enabled (CTRLB.SFDE=1), if there is a parity error, receive start (INTFLAG.RXS) can be erroneously set.	Х	Х
SERCOM	SDA and SCL Fall Time	1.14.4	When configured in HS or FastMode+, SDA and SCL fall times are shorter than I <sup>2</sup> C specification requirement and can lead to reflection.	Х	Х
SERCOM	SERCOM_USART: Overconsumption in Standby Mode	1.14.5	Unexpected over consumption in Standby mode	х	Х
SERCOM	SERCOM_I <sup>2</sup> C: Status Flag	1.14.6	The CLKHOLD Status bit is not read-only.	Х	X
EIC	EIC_ASYNCH Register	1.15.1	Access to EIC_ASYNCH register in 8-bit or16-bit mode is not functional.	Х	X
EIC	Low Level or Rising Edge or Both Edges	1.15.2	When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEX) with the filter enabled (CONFIGn.FILTENX), a spurious flag might appear for the dedicated pin on the INTFLAG.EXTINT[x] register as soon as the EIC is enabled using the CTRLA ENABLE bit.	х	X
EIC	NMI Configuration	1.15.3	Changing the NMI configuration (CONFIGn.SENSEx) on the fly may lead to a false NMI interrupt.	Х	Х
EIC	Asynchronous Edge Detection	1.15.4	When the asynchronous edge detection is enabled, and the system is in Standby mode, only the first edge will generate an event. The following edges won't generate events until the system wakes up.	Х	X
TRNG	Power Consumption in Standby Mode	1.16.1	When TRNG is disabled, some internal logic could continue to operate causing an over consumption.	Х	Х
EVSYS	Synchronous Path	1.17.1	Using synchronous, spurious overrun can appear with generic clock for the channel always on.	Х	Х
EVSYS	Overrun Flag	1.17.2	The acknowledge between an event user and the EVSYS, clears the CHSTATUS.CHBUSYn bit before this information is fully propagated in the EVSYS one GCLK_EVSYS_CHANNEL_n clock cycle later.	Х	x
BOD33	Hysteresis	1.18.1	Hysteresis could not work properly if a reset occurs when the power supply is in the hysteresis phase.	X	X
NVMCTRL	Idle Mode Flash Corruption	1.19.1	Upon wake-up from IDLE in specific conditions, if the instruction following the WFI instruction is not prefetched or cached, CPU read in Flash can be corrupted.	Х	Х



# **Table of Contents**

SA	M L22 F	amily	1
	Silico	n Errata Summary	1
1.	Silico	n Errata Issues	6
	1.1.	Analog Comparator (AC)	6
	1.2.	Power Manager	6
	1.3.	48 MHz Digital Frequency-Locked Loop (DFLL48M)	6
	1.4.	Direct Memory Access Controller (DMAC)	7
	1.5.	96 MHz Fractional Digital Phase Locked Loop (FDPLL)	8
	1.6.	PORT - I/O Pin Controller	9
	1.7.	Supply Controller (SUPC)	9
	1.8.	Device	
	1.9.	Peripheral Touch Controller (PTC)	
		Analog-to-Digital Converter (ADC)	
		Timer/Counter (TC)	
		Real-Time Counter (RTC)	
		Timer/Counter for Control Applications (TCC)	
		Serial Communication Interface (SERCOM)	
		External Interrupt Controller (EIC)	
		True Random Number Generator (TRNG)	
		Event System (EVSYS)	
		NVMCTRL	
	1.19.	IVVIICIAL	. 20
2.	Data	Sheet Clarifications	. 21
	2.1.	Absolute Maximum Ratings	21
3.	Appe	ndix A: Revision History	22
The	≗ Micro	chip Website	24
Pro	duct C	hange Notification Service	24
Cu	stomer	Support	. 24
Mi	rochip	Devices Code Protection Feature	24
Leg	gal Not	ce	24
Tra	demar	<s< td=""><td>25</td></s<>	25
		anagement System	
	-		. 20
Wc	rldwid	e Sales and Service	27



## 1. Silicon Errata Issues

The following issues apply to the SAM L22 family of devices.

**Note:** The silicon errata listed in this document supersedes the Errata Chapter 49 in SAM L22 product data sheet (DS60001465B).

## 1.1 Analog Comparator (AC)

## 1.1.1 ACO with PA02 Input

After a Power-on Reset (POR), the capacitance on PA02 is offset by an amount that slowly decays during 5 seconds, making any touch-related measurements on this pin is unreliable.

## Workaround

To get rid of this offset, reconfigure the AC0 input muxes to use internal inputs instead of AC0 pin 0 (default reset value) before starting any touch-related measurements (COMPCTRL0.MUXPOS = 4,COMPCTRL0.MUXNEG = 5).

## **Affected Silicon Revisions**

Α	В			
X	X			

## 1.2 Power Manager

## 1.2.1 Low-Power Configuration

If the PM.STDBYCFG.VREGSMOD field is set to 2 (low-power configuration), the oscillator source driving the GCLK\_MAIN clock will still be running in Standby mode causing extra consumption.

## Workaround

Before entering in Standby mode, switch the GCLK\_MAIN to the OSCULP32K clock. After wake-up, switch back to the GCLK\_MAIN clock.

## **Affected Silicon Revisions**

А	В			
X				

## 1.2.2 Regulator in Standby Mode

Writing PM.STDBYCFG.VREGSMOD to one does not set the main voltage regulator in Standby mode, the low-power regulator is still used in Standby mode.

#### Workaround

Set SUPC.VREG.RUNSTDBY to one.

## Affected Silicon Revisions

Α	В			
Χ	Χ			

# 1.3 48 MHz Digital Frequency-Locked Loop (DFLL48M)

## 1.3.1 Write Access to DFLL Register

The DFLL clock must be requested before being configured, otherwise a write access to a DFLL register can freeze the device.



## Workaround

Write a zero to the DFLL ONDEMAND bit in the DFLLCTRL register before configuring the DFLL module.

#### Affected Silicon Revisions

Α	В			
X	X			

## 1.3.2 Out of Bounds Interrupt

If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated. These interrupts will be generated even if the final calibration values at DFLL48M lock are not at maximum or minimum, and might therefore be false out of bounds interrupts.

## Workaround

Check the lock bits, DFLLLCKC and DFLLLCKF, in the OSCCTRL Interrupt Flag Status and Clear register (INTFLAG) are both set before enabling the DFLLOOB interrupt.

## **Affected Silicon Revisions**

Α	В			
Χ	X			

## 1.3.3 DFLL Status Bit in USB Clock Recovery Mode

The DFLL status bits in the STATUS register during the USB Clock Recovery mode can be wrong after a USB suspend state.

#### Workaround

Do not monitor the DFLL status bits in the STATUS register during the USB Clock Recovery mode.

#### **Affected Silicon Revisions**

Α	В			
X	X			

# 1.4 Direct Memory Access Controller (DMAC)

## 1.4.1 Disable a Trigger From the Module

A write from DMAC to a register in a module to disable a trigger from the module to DMAC, does not work in Standby mode, for example, DAC, LCD, and SERCOM in transmission mode.

## Workaround

If the module generating the trigger also generates event, use event interface instead of triggers with DMAC, for example, SLCD.

## **Affected Silicon Revisions**

Α	В			
Χ				

## 1.4.2 Linked Descriptor

When using many DMA channel and if one of these DMA channels has a linked descriptor, a fetch error can appear on this channel.

## Workaround

Do not use linked descriptors, instead make a software link.



- 1. Replace the channel which used linked descriptor by two channels DMA (with linked descriptor disabled) handled by two channels event system:
  - DMA channel 0 transfer completion can send a conditional event for DMA channel 1 (through event system with configuration of BTCTRL.EVOSEL= BLOCK for channel 0 and configuration CHCTRLB.EVACT = CBLOCK for channel 1)
  - On the transfer complete reception of the DMA channel 0, immediately re-enable the channel 0
  - Then DMA channel 1 transfer completion can send a conditional event for DMA channel 0 (through event system with configuration of BTCTRL.EVOSEL= BLOCK for channel 1 and configuration CHCTRLB.EVACT = CBLOCK for channel 0)
  - On the transfer complete reception of the DMA channel 1, immediately re-enable the channel 1
  - The mechanism can be launched by sending a software event on the DMA channel 0

Α	В			
X	X			

## 1.4.3 Linked Descriptors

When at least one channel using linked descriptors is already active, enabling another DMA channel (with or without linked descriptors) can result in a channel Fetch Error (FERR), or an incorrect descriptor fetch.

#### Workaround

This happens if the channel number of the channels being enabled is lower than the channels already active.

When enabling a DMA channel while other channels using linked descriptors are already active, the channel number of the new channel enabled must be greater than the other channel numbers.

## **Affected Silicon Revisions**

Α	В			
X	Х			

# 1.5 96 MHz Fractional Digital Phase Locked Loop (FDPLL)

## 1.5.1 FDPLL Jitter

Maximum FDPLL input reference clock frequency (fGCLK\_DPLL) does not meet the published specification. The maximum supported input reference clock is 1 MHz.

## Workaround

None.

## **Affected Silicon Revisions**

Α	В			
Χ				

## 1.5.2 DPLLRATIO Register

When FDPLL ratio value in DPLLRATIO register is changed on the fly, STATUS.DPLLLDRTO will not be set even though the ratio is updated.

## Workaround

Monitor the INTFLAG.DPLLLDRTO instead of STATUS.DPLLLDRTO to get the status for DPLLRATIO update.



Α	В			
Χ	X			

## 1.6 PORT - I/O Pin Controller

## 1.6.1 PORT Read/Write on Non-Implemented Register

PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB, PC), do not generate a PAC protection error.

## Workaround

None.

## **Affected Silicon Revisions**

А	В			
Х	X			

## 1.6.2 PA24 and PA25 Pull-Down Functionality

The pull-down functionality is not available on these GPIO pins: PA24 and PA25.

#### Workaround

None.

## **Affected Silicon Revisions**

Α	В			
X	X			

# 1.7 Supply Controller (SUPC)

## 1.7.1 Buck Converter Mode

Buck Converter mode is not supported when using Digital Phase-Locked Loop (FDPLL96M) and Digital Frequency-Locked Loop (DFLL48M). As a result, Table 45-7 "Active Current Consumption - Active Mode" data for Buck Converter mode with FDPLL96M configuration is not valid and must be disregarded.

## Workaround

Use the LDO Regulator mode when using FDPLL and DFLL.

## **Affected Silicon Revisions**

Α	В			
X	X			

## 1.7.2 Buck Converter as a Main Voltage Regulator

When Buck converter is set as main voltage regulator (SUPC.VREG.SEL= 1), the microcontroller can freeze when leaving Standby mode.

#### Workaround

Enable the main voltage regulator in Standby mode (SUPC.VREG.RUNSTDBY = 1) and set the Standby in PLO bit to one (SUPC.VREG.STDBYPLO = 1).

Note: When SUPC.VREG.STDBYPL0 = 1, In Standby mode, the voltage regulator is used in PL0.



Α	В			
X	X			

## 1.8 Device

## 1.8.1 VBAT in Battery Back Up Mode

When VBAT > VDDANA, in battery Backup mode or in battery Forced mode (SUPC.BBPS.CONF = FORCED) an over consumption appears due to high voltage on the PC00, PC01, PB00, PB01, and PB02 pins.

#### Workaround

The PC00, PC01, PB00, PB01, and PB02 pins should be tied to GND.

#### Affected Silicon Revisions

Α	В			
X				

## 1.8.2 Excess Current Consumption and SLCD

When LCD feature is enable and (VLCD - VDD) > 0.7V, an extra consumption occurs. If VLCD internally generated, the VLCD voltage will be out of specification.

#### Workaround

The LCD feature must be used only when (VLCD - VDD) < 0.7V.

#### Affected Silicon Revisions

Α	В			
Χ				

## 1.8.3 Excess Current Consumption

When ABS (VLCD - VDD) < 50 mV, an extra consumption can occur on VLCD (if VLCD generated externally) or on VDD (if VLCD generated internally).

## Workaround

ABS (VLCD - VDD) should be greater than 50 mV.

## **Affected Silicon Revisions**

Α	В			
Х				

## 1.8.4 Standby Entry

When the Systick interrupt is enabled and the standby back-bias option is set (STDBYCFG.BBIAS = 1), a hard fault can occur when the Systick interrupt coincides with the standby entry.

## Workaround

Disable the Systick interrupt before entering standby and re-enable it after wake up.

Α	В			
X	X			



# 1.9 Peripheral Touch Controller (PTC)

## 1.9.1 PTC Lines Incorrect Mapping

Five PTC lines are mapped on PC00, PC01, PB00, PB01, PB02 instead of PC05, PC06, PA11, PA10, and PA09.

## Workaround

None.

## **Affected Silicon Revisions**

А	В			
Χ				

# 1.10 Analog-to-Digital Converter (ADC)

## 1.10.1 ADC Result in Unipolar Mode

The LSB of ADC result is stuck at zero in Unipolar mode for 8-bit and 10-bit resolutions.

#### Workaround

Use 12-bit resolution and take only least 8 bits or 10 bits, if necessary.

#### Affected Silicon Revisions

А	В			
Х	X			

## 1.10.2 Synchronized Event During ADC Conversion

If a synchronized event is received during an ADC conversion, the ADC will not acknowledge the event, causing a stall of the event channel.

#### Workaround

When using events with the ADC, only the asynchronous path from the event system must be used.

## **Affected Silicon Revisions**

А	В			
Χ	X			

## 1.10.3 Free Running Mode

In Standby mode, when the ADC is in Free-Running mode (CTRLC.FREERUN = 1) and the RUNSTDBY bit is set to 0 (CTRLA.RUNSTDBY = 0), the ADC keeps requesting its generic clock.

#### Workaround

Stop the free-running mode (CTRLC.FREERUN = 0) before entering Standby mode

## **Affected Silicon Revisions**

Α	В			
Χ	Х			

#### 1.10.4 SYNCBUSY.SWTRIG Bit

ADC SYNCBUSY.SWTRIG get stuck to one after wake up from Standby mode.

#### Workaround

Ignore ADC SYNCBUSY.SWTRIG status when waking up from Standby mode. ADC result can be read after INTFLAG.RESRDY is set. To start the next conversion, write a '1' to SWTRIG.START.



Α	В			
Χ	X			

#### 1.10.5 Effective Number of Bits

The ADC effective number of bits (ENOB) is 9.2 in this revision.

## Workaround

None.

## **Affected Silicon Revisions**

А	В			
X				

## 1.10.6 Power Consumption

Power consumption for up to 1.6 seconds on VDDANA when the ADC is disabled manually or automatically.

## Workaround

None.

## **Affected Silicon Revisions**

Α	В			
Χ				

## 1.10.7 SEQSTATE

In the ADC, the SEQSTATUS synchronization is not managed properly when the system comes out of Standby mode, leading to a wrong SEQSTATE value read in the first SEQSTATUS update of the sequence. This happens when the ADC is in SleepWalking mode and the conversion sequence is launched before a full wake up from Standby mode.

#### Workaround

Trigger the wake up of the chip before the conversion sequence is launched rather than when its result is ready.

## **Affected Silicon Revisions**

Α	В			
X	X			

# 1.11 Timer/Counter (TC)

## 1.11.1 SYNCBUSY Flag , TMR100-12

When clearing the STATUS.PERBUFV/STATUS.CCBUFVx flags, the SYNCBUSY.PER/SYNCBUSY.CCx flags are released before the PERBUF/CCBUFx registers are restored to their expected value.

## Workaround

Successively clear the STATUS.PERBUFV/STATUS.CCBUFVx flags twice to ensure that the PERBUF/CCBUFx registers value is restored before updating it.

Α	В			
X	X			



## 1.12 Real-Time Counter (RTC)

## 1.12.1 RTC Tamper Interrupt

When the tamper controller is configured for asynchronous detection, an RTC tamper interrupt can occur while the RTC is disabled.

#### Workaround

Set the tamper interrupt enable only when the RTC is enabled.

- Program INTEN.TAMPER = 1 after setting the CTRLA.ENABLE register and clearing the INTFLAG.TAMPER register.
- Program INTEN.TAMPER = 0 before clearing the CTRLA.ENABLE register.

## **Affected Silicon Revisions**

Α	В			
X				

## 1.12.2 Tamper Interrupt and Timestamp

When the tamper controller is configured for time stamp capture, the RTC tamper interrupt occurs before the TIMESTAMP register is updated.

#### Workaround

Two workarounds are available:

- 1. Use the DMA trigger to determine when the TIMESTAMP value is registered. The DMA trigger sets after the TIMESTAMP register update.
- 2. Implement a wait loop to create a delay when the tamper interrupt handler routine begins to when the TIMESTAMP register is read. The delay must be long enough to wait for 3x CLK\_RTC period. For example,
  - If CLK\_RTC frequency is 1 kHz, the delay must be at least 3 ms.
  - If CLK RTC frequency is 32 kHz, the delay must be at least 92 us.

## **Affected Silicon Revisions**

Α	В			
Χ				

## 1.12.3 Active Layer Mode and DMA

When the tamper controller is configured for ACTL, the mismatch signal used to qualify the DMA and interrupt triggers produces different results. The DMA implements a level-detection whereas the interrupt implements an edge-detection. The result is that the DMA may trigger frequently from the same mismatch compared to the interrupt which will only trigger once.

## Workaround

If no other tamper configurations are implemented (that is, other TAMPCTRL.INxACT! = WAKE/CAPTURE and EVCTRL.EVEI = 0), do not enable the DMA if possible to prevent performance degradation.

## **Affected Silicon Revisions**

Α	В			
X				

## 1.12.4 Active Layer Mode and Timestamp

When the tamper controller is configured for Active Layer mode, the RTC tamper interrupt occurs before the TIMESTAMP register is updated.



#### Workaround

Two workarounds are available:

- 1. Use the DMA trigger to determine when the TIMESTAMP value is registered. The DMA trigger sets after the TIMESTAMP register update.
- 2. Implement a wait loop to create a delay when the tamper interrupt handler routine begins to when the TIMESTAMP register is read. The delay must be long enough to wait for 3x CLK\_RTC period. For example,
  - If CLK\_RTC frequency is 1 kHz, the delay must be at least 3 ms.
  - If CLK\_RTC frequency is 32 kHz, the delay must be at least 92 us.

#### Affected Silicon Revisions

Α	В			
Х				

## 1.12.5 Active Layer Mode with Input 4 and Timestamp

When the tamper input 4 action is configured for Active Layer mode (TAMPCTRL.IN4ACT = 3), the RTC tamper interrupt occurs before the TIMESTAMP register is updated.

## Workaround

The following two workarounds are available:

- 1. Use the DMA trigger to determine when the TIMESTAMP value is registered. The DMA trigger sets after the TIMESTAMP register update. Refer Errata 1.13.6.
- 2. Implement a wait loop to create a delay, when the tamper interrupt handler routine begins, to when the TIMESTAMP register is read. The delay must be long enough to wait for 3x CLK\_RTC period.

For example,

- If CLK\_RTC frequency is 1 kHz, the delay must be at least 3 ms.
- If CLK\_RTC frequency is 32 kHz, the delay must be at least 92 us.

## **Affected Silicon Revisions**

Α	В				
	Χ				

## 1.12.6 Active Layer Mode with Input 4 and DMA

When the tamper input 4 action is configured for Active Layer mode (TAMPCTRL.IN4ACT = 3), the mismatch signal used to qualify the DMA and interrupt triggers produces different results. The DMA implements a level-detection whereas the interrupt implements an edge-detection. The result is that the DMA may trigger frequently from the same mismatch compared to the interrupt which will only trigger once.

## Workaround

The following three workarounds are available:

- 1. Tamper inputs 0, 1, 2 and 3 can be configured for active layer with DMA.
- 2. Tamper input 4 can be configured with DMA for any mode other than active layer.
- 3. If Tamper input 4 is to be used in active layer, do not enable the DMA, to prevent performance degradation.



Α	В				
	X				

#### 1.12.7 RTC with PB01 IO

If PB01 is multiplexed to RTC peripheral (RTC/IN2), the system will always see this input pin as logic '0' when Backup mode is entered. If the detection transition TAMPCTRL.TAMLVL2 = 0, it might falsely wake up the system.

## Workaround

If the system is expected to enter Backup mode, use other tamper pins (IN0/IN1/IN3/IN4) for tamper detection.

## **Affected Silicon Revisions**

Α	В			
X	X			

## 1.12.8 Tamper Detection When RTC Disabled

When the tamper controller is configured for CAPTURE while the RTC is disabled, a noisy pin can trigger the following once the RTC is enabled:

- · The timestamp capture
- · The tamper interrupt if enabled
- · The DMA trigger if enabled

#### Workaround

- 1. Set the tamper interrupt enable only when the RTC is enabled:
  - Clear the tamper interrupt flags and ID registers (INTFLAG.TAMPER & TAMPID.TAMPIDx registers).
  - Enable RTC (CTRLA.ENABLE = 1).
  - Enable the tamper interrupt (INTEN.TAMPER = 1).

To disable the RTC, disable the Tamper interrupts before disabling the RTC.

- Disable Tamper interrupts (INTEN.TAMPER = 0).
- Disable the RTC (CTRLA.ENABLE = 0).
- 2. Issue a CPU read of the TIMESTAMP register immediately after the RTC is enabled. This releases the register lock allowing the capture of the next and valid tamper. This releases the DMA trigger of the erroneous capture tamper.

#### Affected Silicon Revisions

Α	В			
Х	X			

# 1.13 Timer/Counter for Control Applications (TCC)

## 1.13.1 Advance Capture Mode

Advance capture mode (CAPTMIN CAPTMAX LOCMIN LOCMAX DERIVO) does not work if an upper channel is not in one of these modes, for example, when CC[0] = CAPTMIN, CC[1] = CAPTMAX, CC[2] = CAPTEN, and CC[3] = CAPTEN, CAPTMIN and CAPTMAX do not work.



## Workaround

Basic Capture mode must be set in lower channel, and advance Capture mode in upper channel, for example, CC[0] = CAPTEN, CC[1] = CAPTEN, CC[2] = CAPTMIN, CC[3] = CAPTMAX.

All capture will be done as expected.

#### Affected Silicon Revisions

Α	В			
X	X			

## 1.13.2 SYNCBUSY Flag

When clearing the STATUS.xxBUFV flag, the SYNCBUSY is released before the register is restored to its appropriate value.

## Workaround

To ensure that the register value is restored before updating this same register through xx or xxBUF with a new value, the STATUS.xxBUFV flag must be cleared twice.

## **Affected Silicon Revisions**

Α	В			
X	Х			

## 1.13.3 MAX Capture Mode

In Capture mode using MAX Capture mode, timer set in up counting mode, if an input event occurred within 2 cycles before TOP, the value captured is zero instead of TOP.

#### Workaround

Two possible options are as follows:

- If event is controllable, capture event should not occur when counter is within 2 cycles before TOP value.
- Use timer in down Counter mode and capture MIN value instead of MAX.

## **Affected Silicon Revisions**

Α	В			
Χ	X			

## 1.13.4 Dithering Mode

Using TCC in Dithering mode with external retrigger events, can lead to unexpected stretch of right aligned pulses or shrink of left aligned pulses.

## Workaround

Do not use retrigger events or actions when TCC is configured in Dithering mode.

## **Affected Silicon Revisions**

Α	В			
X	X			

# 1.14 Serial Communication Interface (SERCOM)

## 1.14.1 USART in Auto-baud Mode

In USART Auto-Baud mode, missing stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.



## Workaround

None.

## **Affected Silicon Revisions**

Α	В			
X	X			

## 1.14.2 SERCOM Instances

The SAML22G devices delivered before date code 1716 only have 3 sercoms available (0,1,2) instead of 4 (0,1,2,3).

## Workaround

None.

#### Affected Silicon Revisions

Α	В			
Χ	X			

## 1.14.3 Parity Error in ISO7816 TO Mode

In ISO7816 TO mode when start of frame detect is enabled (CTRLB.SFDE = 1), if there is a parity error, receive start (INTFLAG.RXS) can be erroneously set. This is because the transmitted parity low is also seen by the receiver and looks like a start of frame.

## Workaround

Clear INTFLAG.RXS when received on parity error.

#### Affected Silicon Revisions

Α	В			
Χ	X			

## 1.14.4 SDA and SCL Fall Time

When configured in HS or FastMode+, SDA and SCL fall times are shorter than I<sup>2</sup>C specification requirement and can lead to reflection.

## Workaround

When reflection is observed a 100 ohms serial resistor can be added on the impacted line.

#### Affected Silicon Revisions

Α	В			
X	X			

## 1.14.5 SERCOM-USART: Overconsumption in Standby Mode

When SERCOM USART CTRLA.RUNSTDBY = 0 and the Receiver is disabled (CTRLB.RXEN = 0), the clock request to the GCLK generator feeding the SERCOM will stay asserted during Standby mode, leading to unexpected over consumption.

## Workaround

Configure CTRLA.RXPO and CTRLA.TXPO to use the same SERCOM PAD for RX and TX, or add an external pull-up on the RX pin.

Α	В			
Χ	X			



## 1.14.6 SERCOM I<sup>2</sup>C: Status Flag

The STATUS.CLKHOLD bit in Host mode and Client mode can be written whereas it is a read-only status bit.

#### Workaround

Do not clear the STATUS.CLKHOLD bit to preserve the current clock hold state.

#### Affected Silicon Revisions

Α	В			
X	X			

# 1.15 External Interrupt Controller (EIC)

## 1.15.1 EIC\_ASYNCH Register

Access to the EIC\_ASYNCH register in 8-bit or16-bit mode is not functional.

- Writing in 8-bit mode will also write this byte in all bytes of the 32-bit word
- Writing higher 16-bits will also write the lower 16-bits
- Writing lower 16-bits will also write the higher 16-bits

## Workaround

Two workarounds are available:

- Use 32-bit write mode
- Write only lower 16-bits (This will write upper 16-bits also, but does not impact the application)

## **Affected Silicon Revisions**

Α	В			
X	X			

## 1.15.2 Low Level or Rising Edge or Both Edges

When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEX) with the filter enabled (CONFIGn.FILTENX), a spurious flag might appear for the dedicated pin on the INTFLAG.EXTINT[x] register as soon as the EIC is enabled using the CTRLA ENABLE bit.

#### Workaround

Clear the INTFLAG bit once the EIC is enabled and before enabling the interrupts.

## **Affected Silicon Revisions**

А	В			
Χ	Х			

## 1.15.3 NMI Configuration

Changing the NMI configuration (CONFIGn.SENSEx) on the fly may lead to a false NMI interrupt.

#### Workaround

Clear the NMIFLAG bit once the NMI has been modified.

Α	В			
X	X			



## 1.15.4 Asynchronous Edge Detection

When the asynchronous edge detection is enabled, and the system is in Standby mode, only the first edge will generate an event. The following edges won't generate events until the system wakes up.

#### Workaround

Asynchronous edge detection doesn't work, instead use the synchronous edge detection (ASYNCH.ASYNCH[x] = 0). To reduce power consumption when using synchronous edge detection, either set the GCLK\_EIC frequency as low as possible or select the ULP32K clock (EIC CTRLA.CKSEL= 1).

## **Affected Silicon Revisions**

Α	В			
X	X			

## 1.16 True Random Number Generator (TRNG)

# 1.16.1 Power Consumption in Standby Mode, MATH100-7

When TRNG is disabled, some internal logic could continue to operate causing an over consumption.

## Workaround

Disable the TRNG module twice:

- TRNG -> CTRLA.reg = 0;
- TRNG -> CTRLA.reg = 0;

#### Affected Silicon Revisions

Α	В			
Х	X			

# 1.17 Event System (EVSYS)

## 1.17.1 Synchronous Path

Using synchronous, spurious overrun can appear with generic clock for the channel always on.

#### Workaround

- Request the generic clock on demand by setting the CHANNEL.ONDEMAND bit to 1.
- · No penalty is introduced.

## **Affected Silicon Revisions**

А	В			
Х	Χ			

## 1.17.2 Overrun Flag

The acknowledge between an event user and the EVSYS, clears the CHSTATUS.CHBUSYn bit before this information is fully propagated in the EVSYS one GCLK\_EVSYS\_CHANNEL\_n clock cycle later. As a consequence, any generator event occurring on that channel before that extra GCLK\_EVSYS\_CHANNEL\_n clock cycle will trigger the overrun flag.

#### Workaround

For applications using event generators other than the software event, monitor the OVR flag.

For applications using the software event generator, wait one GCLK\_EVSYS\_CHANNEL\_n clock cycle after the CHSTATUS.CHBUSYn bit is cleared before issuing a software event.



Α	В			
X	X			

## 1.18 BOD33

## 1.18.1 Hysteresis

The BOD33 hysteresis does not work if either an external reset or watchdog reset occurs when the supply voltage is between VBOD(min.) and VBOD(max.). If one of those resets occurs, the device will start operating if the supply voltage is below VBOD(max.) but above VBOD(min.) and the reset condition is lifted.

#### Workaround

Disable the BOD33/BODVDD hysteresis (BOD33.HYST = 0 or BODVDD.HYST = 0) and create a virtual hysteresis by configuring:

- The BOD33 threshold level at power-on (BOD\_LEVEL) in the NVM User Row as the upper BOD threshold (VBOD(max.)).
- The SUPC BOD33.LEVEL/BODVDD.LEVEL bit field as the lower BOD threshold (VBOD(min.)).

## **Affected Silicon Revisions**

Α	В			
X	X			

## 1.19 NVMCTRL

## 1.19.1 Idle Mode Flash Corruption

In the following conditions:

- CPU is in Thread mode (CPU Core register PRIMASK = 1)
- CPU is in Idle Sleep mode
- Flash Power Reduction mode is enabled (CTRLB.SLEEPPRM = 0x0 or 0x1)

Upon wake-up, if the instruction following the WFI instruction is not prefetched or cached, the CPU read in Flash can be corrupted.

#### Workaround

Use any one of the following workarounds:

- Disable the Flash Power Reduction mode (CTRLB.SLEEPPRM = 0x3). This will affect the Standby Low-Power mode current consumptions.
- Relocate the WFI critical section in SRAM.

А	В			
Χ	Χ			



# 2. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001465B).

**Note:** Corrections in tables, registers, and texts are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

# 2.1 Absolute Maximum Ratings

*Table 44-1 Absolute Maximum Ratings* was updated with the following new information:

Symbol	Description	Min.	Max.	Units
V <sub>DD</sub>	Power supply voltage	0	3,8	V
I <sub>VDD</sub>	Current into a VDD pin	-	92 <sup>(1)</sup>	mA
I <sub>GND</sub>	Current out of a GND pin	-	130 <sup>(1)</sup>	mA
$V_{PIN}$	Pin voltage with respect to GND and VDD	GND-0.3V	VDD+0.3V	V
T <sub>storage</sub>	Storage temperature	-60	150	°C



# 3. Appendix A: Revision History

## **Rev. F Document (06/2023)**

The following Errata were added in this revision:

NVMCTRL: 1.19.1 Idle Mode Flash Corruption

The following Data Sheet Clarifications were added in this revision:

Absolute Maximum Ratings

Obsolete data sheet clarifications were removed.

## **Rev. E Document (09/2022)**

The following Errata were added in this revision:

- PORT: 1.6.2 PA24 and PA25 Pull-down Functionality
- ADC: 1.11.7 SEQSTATE
- BOD33: 1.19.1 Hysteresis

## **Rev. D Document (07/2021)**

Terminology for "Master" and "Slave" was updated to "Host" and "Client" respectively. This change may not be reflected in all associated Microchip Documentation. For additional information, contact a Microchip support and sales representative.

The following Errata were added in this revision:

SERCOM I2C: Status Flag

The following Data Sheet Clarifications were added:

- Maximum Clock Frequencies
- Power Consumption
- · Analog Characterstics
  - Voltage Regulator Characterstics
  - Analog-to-Digital (ADC) Characteristics
  - DFTRFF

## **Rev. C Document (01/2021)**

The following errata were added in this revision:

- DEVICE: 1.8.4 Standby Entry
- SERCOM-USART: 1.15.5 Overconsumption in Standby mode

## **Rev. B Document (05/2019)**

The following Errata have been updated:

- SUPC: Buck Converter Mode
- SYNCBUSY Flag
- Power Consumption in Standby Mode

ADC errata 1.16.1 and 1.16.2 were moved to 1.11.5 and 1.11.6 respectively for document clarity. This resulted in errata listed afterward to shift down by one in their number specification from the previous released document version.

#### **Rev. A Document (08/2018)**

- This is the initial released version of this document that lists the silicon errata issues which were documented in the SAM L22 product data sheet DS60001465A (Chapter 49)
- Added silicon errata: FDPLL litter



- Added silicon errata: Buck Converter Mode
- Added silicon errata: MAX Capture Mode



# The Microchip Website

Microchip provides online support via our website at <a href="www.microchip.com/">www.microchip.com/</a>. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

# **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

# **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable".
   Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

# **Legal Notice**

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information



in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.



GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2638-1

# **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE	
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels	
355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39	
handler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393	
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen	
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910	
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829	
ww.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo	
Veb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820	
ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris	
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20	
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79	
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching	
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700	
ustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan	
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400	
oston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn	
estborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400	
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe	
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370	
hicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich	
asca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0	
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44	
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim	
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560	
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana	
l: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705	
x: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan	
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611	
ovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781	
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova	
ouston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286	
l: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen	
dianapolis	China - Xiamen		Tel: 31-416-690399	
oblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340	
l: 317-773-8323	China - Zhuhai		Norway - Trondheim	
x: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388	
l: 317-536-2380			Poland - Warsaw	
s Angeles			Tel: 48-22-3325737	
ssion Viejo, CA			Romania - Bucharest	
l: 949-462-9523			Tel: 40-21-407-87-50	
x: 949-462-9608			Spain - Madrid	
el: 951-273-7800			Tel: 34-91-708-08-90	
leigh, NC			Fax: 34-91-708-08-91	
el: 919-844-7510			Sweden - Gothenberg	
ew York, NY			Tel: 46-31-704-60-40	
el: 631-435-6000			Sweden - Stockholm	
in Jose, CA			Tel: 46-8-5090-4654	
l: 408-735-9110			UK - Wokingham	
l: 408-436-4270			Tel: 44-118-921-5800	
nnada - Toronto			Fax: 44-118-921-5820	
			147, 17110 321-3020	