
Hardware Design Checklist

1.0 INTRODUCTION

This document provides a hardware design checklist for the Microchip USB3503. These checklist items should be followed when utilizing the USB3503 in a new design. A summary of these items is provided in [Section 10.0, "Hardware Checklist Summary," on page 17](#). Detailed information on these subjects can be found in the corresponding section:

- [Section 2.0, "General Considerations"](#)
- [Section 3.0, "Power"](#)
- [Section 4.0, "USB Signals"](#)
- [Section 5.0, "USB Connectors"](#)
- [Section 6.0, "Clock Circuit"](#)
- [Section 7.0, "Power and Startup"](#)
- [Section 8.0, "Optional External I²C Configuration"](#)
- [Section 9.0, "Miscellaneous"](#)

2.0 GENERAL CONSIDERATIONS

2.1 Pin Check

Check the pinout of the part against the data sheet. Ensure all pins match the data sheet and are configured as inputs, outputs, or bidirectional for error checking.

2.2 Ground

- The VSS pin (pin C3) should be connected to the solid ground plane on the board.
- It is recommended that all ground connections be tied together to the same ground plane. Separate ground planes are not recommended.

2.3 USB-IF-Compliant USB Connectors

- The USB3503 upstream port is HSIC, which is intended to be directly connected to an embedded host processor; standard USB connectors do not support HSIC. The hub downstream facing ports are Type-A. USB-IF-certified USB connectors with a valid Test ID (TID) are required for all USB products to be compliant and pass USB-IF product certification.

3.0 POWER

3.1 Power and Bypass Capacitance

- The VBAT pin (pin B2) and the VDD_CORE_REG pin (pin A3) should include 0.1 μ F capacitors to decouple the device. The capacitor size should be SMD_0603 or smaller.
- The VDD33_BYP pin (pins A5 and A2) requires a 4.7 μ F bypass capacitor.
- The VDD12_BYP pin (pin D3) should include 1.0 μ F capacitor to decouple the device. The capacitor size should be SMD_0603 or smaller.

USB3503

The power and ground connections are shown in [Figure 3-1](#).

FIGURE 3-1: POWER AND GROUND CONNECTIONS





FIGURE 3-2: POWER AND GROUND CONNECTIONS—SQFN



4.0 USB SIGNALS

4.1 USB PHY Interface

- **DATA** (pin E2): This pin is the DATA signal of the upstream HSIC. All necessary USB terminations and resistors are included in the IC. This pin can connect directly to the DATA pin of a HSIC link partner.
- **STROBE** (pin E1): This pin is the STROBE signal of the upstream HSIC. All necessary USB terminations and resistors are included in the IC. This pin can connect directly to the STROBE pin of a HSIC link partner.
- **USBDNx_DP** (pins A1, C2, and C1): These pins are the positive (+) signal of the downstream USB2.0 differential pair. All necessary USB terminations and resistors are included in the IC. These pins can connect directly to the D+/DP pin of a USB connector.

- **USBDN_x_DM** (pins B1, D2, and D1): These pins are the negative (-) signal of the downstream USB2.0 differential pair. All necessary USB terminations and resistors are included in the IC. These pins can connect directly to the D-/DM pin of a USB connector.

Note: The polarity of any of the USB2.0 differential pairs may be inverted either intentionally due to design constraints or to correct a design error using the Microchip PortSwap feature. This feature may be configured via SMBus/I²C configuration registers.

For transmit and receive channel connections details, refer to [Figure 4-1](#) and [Figure 4-3](#).

FIGURE 4-1: TRANSMIT AND RECEIVE CHANNEL CONNECTIONS UPSTREAM USB PORTS





FIGURE 4-2: TRANSMIT AND RECEIVE CHANNEL CONNECTIONS UPSTREAM USB PORTS—SQFN



USB3503

FIGURE 4-3: TRANSMIT AND RECEIVE CHANNEL CONNECTIONS MIXED USB PORTS





FIGURE 4-4: TRANSMIT AND RECEIVE CHANNEL CONNECTIONS MIXED USB PORTS—SQFN



4.1.1 DISABLE DOWNSTREAM PORTS IF UNUSED

If downstream ports are unused, they should be disabled. This can be achieved through hub configuration (I^2C or OTP), or through a port disable strap option.

If using the port disable strap option, the USBDNx_DP and USBDNx_DM signals should be pulled high to 3.3V. This connection can be made directly to the 3.3V power net, or through a pull-up resistor.

4.2 USB Protection

The use of external protection circuitry may be required to provide additional ESD protection beyond what is included in the hub IC. These generally are grouped into three categories:

- TVS protection diodes
 - ESD protection for IEC-61000-4-2 system-level tests
- Application-targeted protection ICs or galvanic isolation devices
 - DC-overvoltage protection for short-to-battery protection
- Common-mode chokes
 - For EMI reduction

The USB3503 can be used in conjunction with these types of devices, but these devices may have negative effect on USB signal integrity. Thus, it is important to select components accordingly and follow implementation guidelines from the device manufacturer. The following general guidelines for implementing these devices may also be followed:

- Select only devices that are designed specifically for high-speed applications. Per the USB specification, a total of 5 pF is budgeted for connector, PCB traces, and protection circuitry.
- Place these devices as close as possible to the USB connector.

USB3503

- Never branch the USB signals to reach protection devices. Always place the protection devices directly on top of the USB differential traces.
- Always ensure a very low impedance path to a large ground plane. The effectiveness of TVS devices depends heavily on effective grounding.
- Place TVS diodes on the same layer as the USB signal trace. Avoid vias or place vias behind the TVS device if possible.

Note: Microchip PHYBoost, VariSense, and High-Speed Disconnect Threshold adjustment configuration options are available for compensating the negative effects of these devices. These features can help to overcome marginal failures. It is simplest to determine the appropriate setting using lab experiments, such as USB eye diagram tests, on physical hardware.

5.0 USB CONNECTORS

5.1 Upstream Port VBUS and HUB_CONNECT

The USB3503 uses the HUB_CONNECT pin to detect the presence of an HSIC link partner. The USB3503 moves to the Hub Communication stage when this pin is asserted high. If the HUB_CONNECT pin is connected directly to the VDD33_BYP, the hub automatically transitions to the Hub Communication stage.

The INT_N is used as either a general interrupt that indicates when one of the interrupt status registers has been updated or a suspend interrupt that indicates the state of the hub.

The recommended implementation is shown in [Figure 5-1](#).

FIGURE 5-1: RECOMMENDED UPSTREAM PORT VBUS AND HUB_CONNECT CONNECTIONS





FIGURE 5-2: RECOMMENDED UPSTREAM PORT VBUS AND HUB_CONNECT CONNECTIONS—SQFN



USB3503

5.2 Downstream Port VBUS and PRTPWR/OCS_N

The **PRTPWR** and the **OCS_N** pins are hybrid I/O pins that support the following states:

- **PORT OFF:** **PRTPWR** is an output and drives low. The **PRTPWR** pin only transitions to the PORT ON state through a specific command from the USB host.
- **PORT ON:** The **OCS_N** is an input buffer that monitors overcurrent events, which are indicated by the port power controller by pulling the **OCS_N** line low. Once an overcurrent event is detected, the **PRTPWR** automatically moves to the PORT OFF state until the USB host can be notified of the overcurrent event.

When connecting the **PRTPWR/OCS_N** pins to a port power controller, the signals should be connected to both the enable pin and the fault indicator pins of the port power controller. Do not place an external pull-up resistor on the line.

Note: The overcurrent detect debounce parameters are configurable and may be adjusted if required to operate properly with the selected port power controller.

A typical implementation is shown in [Figure 5-3](#).

FIGURE 5-3: DOWNSTREAM VBUS AND PRTPWR/OCS_N CONNECTIONS





FIGURE 5-4: DOWNSTREAM VBUS AND PRTPWR/OCS_N CONNECTIONS—SQFN



Note: The implementation as shown in [Figure 5-3](#) assumes that the port power controller has an active-high enable input, and an active-low, open-drain style fault indicator. External polarity inversion through buffers or FETs may be required if the port power controller has different I/O characteristics.

5.3 GND and EARTH Recommendations


The GND pins of the USB connector must be connected to the PCB with a low impedance path directly to a large GND plane.

The EARTH pins of the USB connector may be connected in one of two ways:

- (Recommended) Connect to GND through a resistor and capacitor in parallel. A resistor-capacitor (RC) filter can help to decouple and minimize EMI between a PCB and a USB cable.
- Connect directly to the GND plane.

The recommended implementation is shown in [Figure 5-5](#).

FIGURE 5-5: RECOMMENDED USB CONNECTOR GND AND EARTH CONNECTIONS



USB3503

6.0 CLOCK CIRCUIT

6.1 External Clock Connection

The REFCLK reference clock is the source clock for the USB interface and for all other functions of the device. For exact specifications and tolerances, refer to the latest revision of the *USB3503 Data Sheet*.

- REFCLK (pin B3) is the clock circuit input for USB3503.
- REF_SEL1 (pin D4) is the reference clock select 1 input for USB3503.
- REF_SEL0 (pin E4) is the reference clock select 0 input for USB3503.

TABLE 6-1: REFERENCE CLOCK FREQUENCIES

REF_SEL[1:0]	Frequency
'00'	38.4 MHz
'01'	26 MHz
'10'	19.2 MHz
'11'	12 MHz

FIGURE 6-1: OSCILLATOR CONNECTIONS





FIGURE 6-2: OSCILLATOR CONNECTIONS—SQFN



USB3503

7.0 POWER AND STARTUP

7.1 Board Power Supplies

7.1.1 POWER RISE TIME

The power rail voltage and rise time should adhere to the supply rise time specification as defined in the *USB3503 Data Sheet*.

If a monotonic or fast power rail rise cannot be assured, then the **RESET_N** signal should be controlled by a reset supervisor and only released when the power rail has reached a stable level.

7.1.2 CURRENT CAPABILITY

It is important to size the 5V and 3.3V power rails appropriately. Please refer to the product data sheet for the power requirements for the specific device. The 5V power supply must be capable of supplying 500 mA (if BC1.2 is not enabled), 1.5A (if BC1.2 is enabled), or up to 2.4A (if certain vendor-specific current negotiation with the USB host is enabled) to the USB downstream port VBUS without dropping below the minimum voltage permissible in the USB specification.

The 3.3V power supply must be able to supply enough power to the USB hub IC. It is recommended that 3.3V power rail be sized, such that it is able to supply the maximum power consumption specification as displayed in the *USB3503 Data Sheet*.

7.2 Reset Circuit

RESET_N (pin E3) is an active-low reset input. This signal resets all logic and registers within the USB3503. A hardware reset (**RESET_N** assertion) is not required following power-up. Refer to the latest copy of the *USB3503 Data Sheet* for reset timing requirements. [Figure 7-1](#) shows a recommended reset circuit for powering up the USB3503 when reset is triggered by the power supply.

FIGURE 7-1: RESET TRIGGERED BY POWER SUPPLY




FIGURE 7-2: RESET TRIGGERED BY POWER SUPPLY—SQFN






Figure 7-3 details the recommended reset circuit for applications where reset is driven by an external CPU/MCU. The reset out pin (RST_OUT_N) from the CPU/MCU provides the warm reset after power-up.

FIGURE 7-3: RESET CIRCUIT INTERFACE WITH CPU/MCU RESET OUTPUT



USB3503

FIGURE 7-4: RESET CIRCUIT INTERFACE WITH CPU/MCU RESET OUTPUT—SQFN



8.0 OPTIONAL EXTERNAL I²C CONFIGURATION

8.1 Optional I²C Operation Summary

By default, the USB3503 loads configuration registers from an internal read only memory (ROM). The USB3503 supports optional configuration execution from an external EEPROM device. An EEPROM is only required if a custom configuration settings are required for the application.

8.2 I²C Connection Diagrams

If an I²C device is used, the recommended schematic connections are shown in [Figure 8-1](#).

FIGURE 8-1: I²C CONNECTIONS—WLCSP PACKAGE





FIGURE 8-2: I²C CONNECTIONS—VQFN PACKAGE



9.0 MISCELLANEOUS

9.1 Self-Powered/Bus-Powered Settings

In a typical USB3503 application, the hub should be configured as self-powered, which is the default configuration setting.

The following guidelines can be used to determine which setting to use:

- If the entire system (hub included) is always powered by a separate power connector, then the hub system is *self-powered*.
- If the hub included is part of a larger embedded system with fixed cabling and a fixed USB host, then the hub system is most likely *self-powered* (even if all of the power is derived from the upstream USB connector's **VBUS** pin).

Note: The self-powered/bus-powered device settings do not impact the operation of the hub in any way. The settings only modify select USB descriptors, which the USB host will use to budget power accordingly. Since a standard USB2.0 port is required to supply 500 mA to the downstream port, a self-powered hub and all of its downstream ports must continue to operate within that 500 mA budget. A USB host typically limits the downstream ports of a bus-powered hub to 100 mA. Any device that connects to a bus-powered hub, which declares it needs more than 100 mA, will be prevented from operating by the USB host.

10.0 HARDWARE CHECKLIST SUMMARY

TABLE 10-1: HARDWARE DESIGN CHECKLIST

Section	Check	Explanation	✓	Notes
Section 2.0, "General Considerations"	Section 2.1, "Pin Check"	Verify that the pins match the data sheet.		
	Section 2.2, "Ground"	Verify that the grounds are tied together.		
	Section 2.3, "USB-IF-Compliant USB Connectors"	Verify that USB-IF-compliant USB connectors with an assigned TID are used in the design (if USB compliance is required for the design).		
Section 3.0, "Power"	Section 3.1, "Power and Bypass Capacitance"	- Ensure VBAT is in the range 3.0V to 3.6V and a 0.1 μF capacitor is on the pin - Ensure VDD33_BYP has a 1.0 μF capacitor to GND. - Ensure VDD12_BYP has a 0.1 μF capacitor connected to GND.		
Section 4.0, "USB Signals"	Section 4.1, "USB PHY Interface"	Verify that the USB data pins are correctly routed to the USB connectors. Pay special attention to the polarity of the USB2.0 D+ and D- data lines.		
	Section 4.2, "USB Protection"	Verify that ESD/EMI protection devices are designed specifically for high-speed data applications and that the combined parasitic capacitance of the protection devices, USB traces, and USB connector do not exceed 5 pF on each USB trace.		
Section 5.0, "USB Connectors"	Section 5.1, "Upstream Port VBUS and HUB_CONNECT"	Ensure HUB_CONNECT is connected to the appropriate control signal of the host processor.		
	Section 5.2, "Downstream Port VBUS and PRT_PWR/OCS_N"	Verify that PRT_CTL is properly connected to both the enable pin of the downstream port power controller and the fault indicator output of the port power controller.		
	Section 5.3, "GND and EARTH Recommendations"	Verify that the USB connector is properly connected to PCB ground on both the GND pins and the SHIELD pins. It is recommended that an RC filter be placed between the SHIELD pins and PCB ground.		
Section 6.0, "Clock Circuit"	Section 6.1, "External Clock Connection"	Confirm the REFCLK input is connected to a positive square wave clock source from 0V to 3.6V.		
Section 7.0, "Power and Startup"	Section 7.1, "Board Power Supplies"	Verify that the board power supplies deliver 3.0V to 3.6V to the hub power rails, and that the power-on rise time meets the requirement of the hub as defined in the data sheet. If the rise time requirement cannot be met, ensure that the RESET_N line is held low until the power regulators reach a steady state.		
	Section 7.2, "Reset Circuit"	Ensure that the RESET_N signal has an external pull-up resistor, or is otherwise properly controlled by an external SoC, MCU, or Reset supervisor device.		

TABLE 10-1: HARDWARE DESIGN CHECKLIST (CONTINUED)

Section	Check	Explanation	√	Notes
Section 8.0, "Optional External I ² C Configuration"	Section 8.1, "Optional I ² C Operation Summary"	Determine if a custom configuration is required and which mode of operation the selected I ² C device must support.		
	Section 8.2, "I ² C Connection Diagrams"	If the USB to I ² C/SMBus slave interface is implemented, ensure that appropriate pull-up resistors are connected and that the connections to the I ² C/SMBus master is correct. Verify that all slave devices have a different I ² C/SMBus address. Verify that the hub and all slave devices can support the targeted bus speed. Note that pull-up resistors are detected on the I ² C/SMBus slave interface, the USB hub will not enumerate to a USB host until it receives the special "Attach" command from the I ² C/SMBus master.		
	Section 8.2, "I ² C Connection Diagrams"	Verify that the I ² C is connected according to the diagrams in Figure 8-1.		
Section 9.0, "Miscellaneous"	Section 9.1, "Self-Powered/Bus-Powered Settings"	Verify the application requirements for Self-Powered or Bus-Powered operation. If Self-Powered operation is required, then no additional configuration or circuitry is required. If Bus-Powered operation is required, then the hub must be configured via OTP or I ² C/SMBus.		

APPENDIX A: REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00004239A (10-15-21)	Initial release	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maxStylus, maxTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVMe Express, NVMe, Omniscent Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9075-3

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820