

Introduction [\(Ask a Question\)](#)

SLVS-EC is Sony's high-speed interface for next-generation high-resolution CMOS image sensors. This standard is tolerant of lane-to-lane skew because of embedded clock technology. It makes a board-level design easy in terms of high-speed and long-distance transmission.

SLVS-EC Rx IP core provides SLVS-EC interface for PolarFire® FPGA to receive image sensor data. The IP supports speed up to 4.752 Gbps. The IP core supports two, four, and eight lanes for RAW 8, RAW 10, and RAW 12 configurations.

SLVS_EC Receiver Summary

Core Version	This document applies to SLVS_EC Receiver v4.2.
Supported Device Families	<ul style="list-style-type: none"> • PolarFire® SoC • PolarFire
Supported Tool Flow	Requires Libero® SoC v12.0 or later releases.
Supported Interfaces	<ul style="list-style-type: none"> • Native Interface • AXI4 Stream Interface
Licensing	The core is license-locked for clear text RTL. It supports the generation of Encrypted RTL for the Verilog version of the core with no license.
Installation Instructions	SLVS_EC Receiver must be installed in the IP Catalog automatically through the IP Catalog update function. Alternatively, SLVS_EC Receiver could be manually downloaded from the catalog. Once the IP core is installed, it is configured, generated, and instantiated for inclusion in the project.
Device Utilization and Performance	A summary of utilization and performance information for SLVS_EC Receiver is listed in Resource Utilization .

Supported Features


SLVS-EC Specification Version	SLVS-EC v2.0
Baud Grades	1:1188 2:2376 3:4752
Pixel Formats	Raw 8, Raw 10, and Raw 12
Lanes	2, 4, and 8
Embedded Data	Supports embedded packet decoding for 2, 4, and 8 lanes

Unsupported Features

Baud Grades	4:9216 to 10000
Lanes	1
CRC and ECC	Not supported

The following figure shows the system diagram for the SLVS-EC camera solution.

Figure 1. SLVS-EC IP Block Diagram



PolarFire transceiver is used as the PHY interface for the SLVS-EC sensor since the SLVS-EC interface uses embedded clock technology. It also uses 8b10b encoding, which can be recovered using the PolarFire transceiver. PolarFire FPGA has up to 24 low-power 12.7 Gbps transceiver lanes. These transceiver lanes can be configured as the SLVS-EC PHY receiver lanes. As shown in the preceding figure, the transceiver outputs are connected to SLVS-EC Rx IP core.


Table of Contents

Introduction.....	1
1. SLVS-EC Receiver Solution.....	4
2. Transceiver Configuration.....	5
2.1. PLL for Pixel Clock Generation.....	6
3. Design Description.....	7
3.1. SLVS-EC RX IP Core.....	8
3.2. FSM with Data Decoding States.....	9
3.3. Configuration Parameters.....	10
3.4. Inputs and Outputs.....	11
4. Timing Diagram.....	12
5. Resource Utilization.....	13
6. Revision History.....	14
Microchip FPGA Support.....	15
Microchip Information.....	15
The Microchip Website.....	15
Product Change Notification Service.....	15
Customer Support.....	15
Microchip Devices Code Protection Feature.....	15
Legal Notice.....	16
Trademarks.....	16
Quality Management System.....	17
Worldwide Sales and Service.....	18

1. SLVS-EC Receiver Solution (Ask a Question)

The following figure shows the Libero SoC software top level design implementation of SLVS-EC IP and the required components for the SLVS-EC receiver solution.


Figure 1-1. SLVS-EC IP SmartDesign



2. Transceiver Configuration [\(Ask a Question\)](#)

The following figure shows the transceiver interface configuration.

Figure 2-1. Transceiver Interface Configurator



The transceiver can be configured for either two or four lanes. The speed of the transceiver is set using the 'Transceiver Data Rate.' The following table shows the SLVS-EC interface, which supports two baud rates.

Table 2-1. SLVS-EC Baud Rate

Baud Grade	Baud Rate in Mbps
1	1188
2	2376
3	4752

Set the reference clock frequency as per the clock source connected to the transceiver.


2.1 PLL for Pixel Clock Generation [\(Ask a Question\)](#)

A PLL is required to generate pixel clock from the Transceiver generated Fabric clock that is, LANE0_RX_CLOCK. Following is the formula to generate pixel clock.

$$\text{Pixel clock} = (\text{LANE0_RX_CLOCK} \times 8) / \text{DATA_WIDTH}$$

Configure the PF_CCC for RAW 8 as shown in the following figure.


Figure 2-2. Clock Conditioning Circuitry



3. Design Description (Ask a Question)

The following figure shows the SLVS-EC Frame Format structure.

Figure 3-1. SLVS-EC Frame Format Structure



The Packet header contains information about the frame start and end signals along with the valid lines. PHY control codes are added above the packet header to form the SLVS-EC packet. The following table lists the different PHY control codes used in the SLVS-EC protocol.


Table 3-1. PHY Control Code

PHY Control Code	8b10b Symbol Combination
Start Code	K.28.5 - K.27.7 - K.28.2 - K.27.7
End Code	K.28.5 - K.29.7 - K.30.7 - K.29.7
Pad Code	K.23.7 - K.28.4 - K.28.6 - K.28.3
Sync Code	K.28.5 - D.10.5 - D.10.5 - D.10.5
Idle Code	D.00.0 - D.00.0 - D.00.0 - D.00.0

3.1 SLVS-EC RX IP Core [\(Ask a Question\)](#)

This section describes the hardware implementation details of SLVS-EC Receiver IP. The following figure shows the Sony SLVS-EC receiver solution that contains the PolarFire SLVS-EC RX IP. This IP is used in conjunction with the PolarFire transceiver interface block. The following figure shows the internal blocks of the SLVS-EC Rx IP.

Figure 3-2. Internal Blocks of the SLVS-EC RX IP



3.1.1 aligner [\(Ask a Question\)](#)

This module receives the data from the PolarFire transceiver blocks and aligns to the sync code. This module looks for the sync code in the bytes received from the transceiver and locks to the byte boundary.

3.1.1.1 slvsec_phy_rx [\(Ask a Question\)](#)

This module receives the data from the aligner and decodes the incoming SLVS PHY packets. This module passes through the synchronization sequence and then, generates the pkt_en signal starting from Start code and ends at the end code. It also removes the PAD code from the data packets and sends the data to the next module that is slvsrx_decoder.


3.1.1.2 slvsrx_decoder [\(Ask a Question\)](#)

This module receives the data from the slvsec_phy_rx module and extracts the pixel data from the payload. This module extracts four pixels per clock per lane and sends to the output. It generates the line valid signal for the active lines validating the active video data. It also generates the Frame valid signal by looking at the frame start and frame end bits in the packet header of the SLVS-EC packets.

3.2 FSM with Data Decoding States [\(Ask a Question\)](#)

The following figure shows the FSM for SLVS-EC RX IP.

Figure 3-3. FSM for SLVS-EC RX IP



3.2.1 SLVS-EC Receiver IP Configuration [\(Ask a Question\)](#)

The following figure shows the SLVS-EC receiver IP configurator.

Figure 3-4. SLVS-EC Receiver IP Configurator

The image shows a configuration window for the SLVS-EC Receiver IP. It has a title bar 'Configuration' and a vertical separator line. Below the title bar, there are five rows of configuration parameters, each with a label and a dropdown menu:

- DATA_WIDTH:** Raw 8
- LANE_WIDTH:** 2 Lanes
- BUFF_DEPTH:** 200
- Video Interface:** AXI4 Stream
- testbench:** User

3.3 Configuration Parameters [\(Ask a Question\)](#)

The following table lists the description of the configuration parameters used in the hardware implementation of SLVS-EC receiver IP block. These are generic parameters and can vary based on the application requirements.

Table 3-2. Configuration Parameters

Name	Description
DATA_WIDTH	Input pixel data width. Supports RAW 8, RAW 10, and RAW 12.
LANE_WIDTH	Number of SLVS-EC lanes. Supports two, four, and eight lanes.
BUFF_DEPTH	Depth of the buffer. Number of active pixels in active video line.
Video Interface	Native and AXI4 Stream

Buffer depth can be calculated by using the following equation:

$$\text{BUFF_DEPTH} = \text{Ceil} ((\text{Horizontal Resolution} \times \text{RAW width}) / (32 \times \text{Lane width}))$$

Example: RAW width = 8, Lane width = 4, and Horizontal Resolution = 1920 pixels

$$\text{BUFF_DEPTH} = \text{Ceil} ((1920 \times 8) / (32 \times 4)) = 120$$

3.4 Inputs and Outputs (Ask a Question)

The following table lists the input and output ports of the SLVS-EC RX IP configuration parameters for the native video interface.

Table 3-3. Input and Output Ports For Native Video Interface

Signal Name	Direction	Width	Description										
LANE#_RX_CLK_I	Input	1-bit	Recovered clock from the transceiver for that particular Lane										
LANE#_RX_READY_I	Input	1-bit	Data ready signal for Lane										
LANE#_RX_VALID_I	Input	1-bit	Data Valid signal for Lane										
LANE#_RX_DATA_I	Input	32-bit	Lane recovered data from transceiver										
LINE_VALID_O	Output	1-bit	Data valid signal for active pixels in a line										
FRAME_VALID_O	Output	1-bit	Valid signal for Active lines in a frame										
DATA_OUT_O	Output	DATA_WIDTH × LANE_WIDTH × 4	Pixel data output										
HEADER_O	Output	64-bits	Packet Header										
EBD_VALID_O	Output	1-bit	Embedded Data Valid Signal										
LANE#_FSM_STATE_O	Output	4-bits	Current FSM state										
			<table border="1"> <thead> <tr> <th>Value</th> <th>FSM State</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>IDLE</td> </tr> <tr> <td>1</td> <td>SYNC_CODE</td> </tr> <tr> <td>2</td> <td>IDLE_CODE</td> </tr> <tr> <td>3</td> <td>SLVS_PACKET</td> </tr> </tbody> </table>	Value	FSM State	0	IDLE	1	SYNC_CODE	2	IDLE_CODE	3	SLVS_PACKET
Value	FSM State												
0	IDLE												
1	SYNC_CODE												
2	IDLE_CODE												
3	SLVS_PACKET												

The following table lists the input and output ports of the SLVS-EC RX IP configuration parameters for the AXI4 stream video interface.


Table 3-4. Input and Output Ports for AXI4 Stream Video Interface

Port Name	Type	Width	Description
ARST_N	Input	1-bit	Active low asynchronous reset signal to design.
PIXEL_CLOCK_I	Input	1-bit	System clock
TDATA_O	Output	4 × g_LANE_WIDTH × g_DATAWIDTH bit	Output Video Data
TVALID_O	Output	1-bit	Output Video Valid
TUSER_O	Output	4-bit	Bit 0 = unused Bit 1 = unused Bit 2 = unused Bit 3 = frame valid
TLAST_O	Output	1-bit	Output Video End of Frame
TSTRB_O	Output	g_DATAWIDTH / 8	Output Video Data strobe
TKEEP_O	Output	g_DATAWIDTH / 8	Output Video Data Keep

4. Timing Diagram [\(Ask a Question\)](#)

The following figure shows the SLVS-EC IP timing diagram.

Figure 4-1. SLVS-EC IP Timing Diagram



SLVS-EC IP output is placed from LSB to MSB, and the most recent data is in MSB.

5. Resource Utilization [\(Ask a Question\)](#)

The following table shows the resource utilization of a sample SLVS-EC Receiver Core implemented in a PolarFire FPGA (MPF300TS-1FCG1152I package), for RAW 8 and four lanes and 1920 horizontal resolution configuration.

Table 5-1. Resource Utilization

Element	Usage
DFFs	3218
4-input LUTs	2155
LSRAMs	16

6. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 6-1. Revision History

Revision	Date	Description
A	10/2024	The following is the list of changes in revision A of the document: <ul style="list-style-type: none"> The document was converted to Microchip template. The document number was changed to DS50003779 from UG0877.
5.0	—	Added Table 3-4
4.0	—	<ul style="list-style-type: none"> Replaced Figure 1-1, Figure 2-1, and Figure 4-1 Removed section Transmit PLL Updated Table 2-1, Table 3-2, Table 3-3, and Table 5-1 Updated section PLL for Pixel Clock Generation Updated section Configuration Parameters
3.0	—	<ul style="list-style-type: none"> Introduction Table 3-2
2.0	—	<ul style="list-style-type: none"> Introduction Transceiver Configuration Table 3-2
1.0	—	Initial release

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0437-2

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p>	<p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p>	<p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p>	<p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Hod Hasharon Tel: 972-9-775-5100</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>