ENT-AN1055 Application Note IEEE 1588 and SyncE Clock Design

Released Dec 2018





Contents

1	Revis	sion History	. 1
		Revision 2.0	
		Revision 1.0	
	1.2	NEVISION 1.0	. 1
2	IEEE	1588 and SyncE Clock Design	. 2
	2.1	The Problem	. 2
	22	The Solution	7



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision **2.0**

In revision 2.0 of this document, formatting was updated.

1.2 Revision **1.0**

Revision 1.0 was the first publication of this document.



2 IEEE 1588 and SyncE Clock Design

This application note describes how to design a system with both IEEE 1588v2 PTP and Synchronous Ethernet (SyncE). This is not intended to provide a detailed description but rather highlight the importance of having separate clock domains for IEEE 1588 and SyncE.

2.1 The Problem

In synchronous Ethernet networks, all nodes are locked to a central clock source and all signals are transmitted using this clock. In systems where the IEEE 1588 uses the same clock, any wander on the SyncE clock generates wander on the 1588 network. The allowed wander for SyncE is specified in ITU-T G.8262, as shown in the following illustration.




Figure 1 • SyncE Wander Tolerance

An offset of up to 250 ns per sec is allowed, which could be generated by a reference clock switchover. This offset is allowed and no alarm is raised, but it will transfer directly to the 1588 clock. With a PTP frame rate of 1 packet per second, this will result in a PTP time error of 250 ns.

In a design with common clock domains for IEEE 1588 and SyncE (EEC), the received clock is used to drive a SyncE PLL that again drives the transmission clocks and the 1588 local time counter.

An advantage of using the derived SyncE clock is that the normally high quality SyncE reference clock is used for the 1588 clock, relaxing the requirement for the local oscillator. However, wander on the SyncE clock generates wander on the 1588 clock.

The following illustration shows IEEE 1588 and SyncE with a common clock domain.






Figure 2 • IEEE 1588 and SyncE with a Common Clock Domain

2.2 The Solution

The solution is simply to use separate clock domains for 1588 and for SyncE, as shown in the following illustration.



1588 time stamp PHY

1588 clk

Time of Day clk

Intf.

1588

PHY data path

Frequency

Clk

Figure 3 • IEEE 1588 and SyncE with Separate Clock Domains

The derived clock from the selected clock source port is used by the SyncE PLL and this clock is used to drive all transmit clocks on the node. The 1588 uses a separate local clock for timestamping and time of day counter.

In this setup, any wander on the SyncE clock will not influence the 1588 clock and there are two independent ways to distribute synchronization.







Microsemi Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www microsemi communications.