# Supporting 100BASE-FX Fiber Media for Microchip's Ethernet Controller, Switch, and EtherCAT® Controller

Authors: Anant Dalimkar and Parthiv Pandya Microchip Technology Inc.

#### INTRODUCTION

Microchip provides design solutions targeted to support next generation Ethernet switches, EtherCAT<sup>®</sup> industrial controllers, and 10/100 Industrial Ethernet MAC/PHY controllers. The Ethernet switch products are divided into host bus and MII categories with the host bus versions supporting a full-featured Ethernet MAC residing behind the switch fabric. The non-host bus versions support various MII, RMII, and Turbo MII options with 1- and 2-port options.

Table 1 lists the various products available.

TABLE 1: MICROCHIP ETHERNET CONTROLLER, ETHERNET SWITCH, AND ETHERCAT® CONTROLLER PRODUCTS

Part Number	Description
LAN9250	10/100 Industrial Ethernet Controller and PHY
LAN9252	2-/3-Port EtherCAT Slave Controller with Integrated Ethernet PHYs
LAN9352	2-Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
LAN9353	3-Port 10/100 Managed Ethernet Switch with Single MII/Turbo MII or Dual RMII
LAN9354	3-Port 10/100 Managed Ethernet Switch with Single RMII
LAN9355	3-Port 10/100 Managed Ethernet Switch with Dual MII/RMII/Turbo MII

This document highlights the design differences needed to implement 100BASE-FX fiber media on Microchip's Ethernet controller, switch, and EtherCAT controller.

#### **Sections**

This document includes the following topics:

Feature Differences for 100BASE-FX

EtherCAT® Over Optical Links (FX) — Applicable Only for LAN9252

Support for Copper Mode and Fiber Mode for LAN9252 ESC

#### **Audience**

The target audiences for this document are hardware design engineers and managers using Microchip's Ethernet controller, switch, and EtherCAT controller in a 100BASE-FX application.

#### References

The following documents should be referenced when using this application note. See your Microchip representative for availability.

- · LAN9250 Data Sheet
- LAN9252 Data Sheet
- LAN9352/LAN9354/LAN9355 Data Sheet
- LAN9355 Data Sheet

# **AN2007**

# **Terms and Abbreviations**

- CPLD Complex Programmable Logic Device
- EEE Energy Efficient Ethernet
- ESC EtherCAT® Slave Controller
- FEF Far-End-Fault
- FOT Fiber Optics Transceiver
- · LOS Loss of Signal
- LVPECL Low-Voltage Positive/Pseudo Emitter-Coupled Logic
- MAC Media Access Control
- MII Media Independent Interface
- · PHY Physical layer device
- RMII Reduced Media Independent Interface
- · SD Signal Detect
- SFF Small Form Factor
- SFP Small Form-Factor Pluggable
- SMI Serial Management Interface

#### FEATURE DIFFERENCES FOR 100BASE-FX

This section describes the hardware and software differences for a designer to implement the new 100BASE-FX fiber media in Microchip's Ethernet controller, switch, and EtherCAT controller.

#### **Hardware Details**

100BASE-FX is supported via external fiber transceiver.

When set for 100BASE-FX operation, the scrambler and MLT-3 blocks are disabled, and the analog receive (RX) and transmit (TX) pins are changed to differential LVPECL pins and are connected through external terminations to the external fiber transceiver. The differential LVPECL pins support a signal voltage range compatible with Small Form Factor or SFF (LVPECL) and Small Form-Factor Pluggable or SFP (reduced LVPECL) type transceivers.

While in 100BASE-FX operation, the quality of the RX signal is provided by the external transceiver as either an opendrain, CMOS-level, Loss of Signal (SFP) or an LVPECL Signal Detect (SFF).

# 100BASE-FX ENABLE AND LOSS OF SIGNAL (LOS) OR SIGNAL DETECT (SD) SELECTION

100BASE-FX operation is enabled using the FX mode straps (fx\_mode\_strap\_1 and fx\_mode\_strap\_2) and is reflected in the 100BASE-FX mode (FX\_MODE) bit in the PHY x Special Modes Register (PHY\_SPECIAL\_MODES\_x).

The Loss of Signal (LOS) mode is selected for both PHYs using the three-level FXLOSEN strap input pin. The three levels correspond to LOS mode for: neither PHY (less than 1V [typical]), PHY A (greater than 1V [typical]) but less than 2V [typical]), or both PHYs (greater than 2V [typical]). It is not possible to select LOS mode for only PHY B.

If LOS mode is not selected, then Signal Detect (SD) mode is selected independently by the FXSDENA or FXS-DENB strap input pin. When LVPECL is greater than 1V (typical), SD mode is enabled, and when less than 1V (typical), twisted-pair copper is enabled.

Note:

The FXSDENA strap input pin is shared with the FXSDA pin, and the FXSDENB strap input pin is shared with the FXSDB pin. As such, the LVPECL levels ensure that the input is greater than 1V (typical) and that SD mode is selected. When twisted-pair copper is desired, the SD input function is not required and the pin should be set to 0V.

Make sure that a non-powered or disabled transceiver does not load the SD input below the valid LVPECL level.

TABLE 2: 100BASE-FX LOS, SD, AND TWISTED-PAIR COPPER SELECTION PHY A

FLXLOSEN	FXSDENA	PHY Mode
< 1V (typical)	< 1V (typical)	Twisted-pair copper
	> 1V (typical)	100BASE-FX SD (SFF)
> 1V (typical)	N/A	100BASE-FX LOS (SFP)

TABLE 3: 100BASE-FX LOS, SD, AND TWISTED-PAIR COPPER SELECTION PHY B

FLXLOSEN	FXSDENA	PHY Mode
< 1V (typical)	< 1V (typical)	Twisted-pair copper
	> 1V (typical)	100BASE-FX SD (SFF)
> 2V (typical)	N/A	100BASE-FX LOS (SFP)

#### Signal Detection

Signal Detect (SD) requires single-ended 3.3V LVPECL levels and supports SFF optical module. SD is used to determine normal operation and detect optical signaling.

SD is a logical complement of LOS.

- Single-Ended LVPECL
  - SD > VLVPECL COMMON MODE Normal operation, optical signaling detected
  - SD < VLVPECL\_COMMON\_MODE No optical signal detected
- 50Ω Single-Ended Impedance

# **AN2007**

#### Loss of Signal

Loss of Signal (LOS) requires CMOS levels and supports the SFP optical module. LOS is an Open Drain or Collector. LOS is a logical complement of SD.

- LOS < 0.8V Normal operation, optical signaling detected</li>
- LOS > 2.0V No optical signal detected

LOS is an Open Drain/Collector output, which should be pulled up with a 4.7-10 k $\Omega$  resistor.

# CONNECTION TO 100BASE-FX FIBER MODULE

The FX mode enables the 10/100 Mbps Ethernet PHY transport data over fiber optics medium using Fiber Optics Transceivers (FOT). The FX mode supports two form factors running at 100 Mbps. The SFF module can be configured using an AC- or DC-coupled channel, while the SFP module can only be configured in an AC-coupled channel.

- SFF
  - AC/DC Coupled
  - 100Ω equivalent TX/RX termination
- · SFP:
  - AC Coupled
  - 100Ω TX/RX termination

The FX mode transceivers incorporate an LVPECL differential driver to transmit the 4b5b encoded data, while the receiver supports both LVDS and LVPECL signal levels.


The following block diagrams show a common interface between the 10/100 Mbps Ethernet PHY and the FOT for various configurations.

# DC Coupled (SFF Module)

Note: DC coupling is recommended for 3.3V FOT modules.

The Jutland FX mode LVPECL output driver always requires a  $50\Omega$  termination. An additional  $16\Omega$  is required to set the proper common-mode voltage for the FOT. This configuration works only for 3.3V FOT. If the PHY is required to interface with 5V FOT, the value of the resistor that sets the common-mode voltage must change. It is recommended to use DC coupling for 3.3V FOTs. It is also a good practice to place the  $50\Omega$  termination resistor as close to the FOT as possible to minimize noise due to reflection. The Jutland FX mode receiver incorporates the  $50\Omega$  termination resistor external to the PHY to reduce on-chip power and to have flexibility on the value of the termination resistors to be used with AC-coupled channels. If offset is required on the transmitter path, ROFFSET resistor can be added from the TXN pad to ground. The value of the resistor is determined by the amount of offset required. SD is almost always DC-coupled and requires a  $50\Omega$  impedance with a 1.3V common-mode voltage.

FIGURE 1: 100BASE-FX DC-COUPLED CONFIGURATION (SFF MODE)




# AC Coupled (SFF Module)

Note: AC coupling is recommended for 5V FOT modules.

The Jutland FX mode LVPECL output driver always requires a  $50\Omega$  external termination. It is a good practice to place the  $50\Omega$  termination resistor as close to the FOT as possible to minimize noise due to reflection. The common-mode voltage of the receiver is set to be the same as the LVPECL common-mode voltage (VDD minus 1.3V). If offset is required on the transmitter path, increase or decrease the pull-up resistor at TD- as compared to the pull-up resistor at TD+. The mismatch value between the pull-up resistors is determined by the amount of offset required by the FOT. If zero offset is required, the values of the two pull-up resistors (R1\* and R2\*) at TD+ and TD- are equal. SD should be DC-coupled and include a  $50\Omega$  termination set to a common-mode voltage of 1.3V.

FIGURE 2: 100BASE-FX AC-COUPLED CONFIGURATION (SFF MODE)



### AC Coupled (SFP Module)

The SFP module operates in a reduced LVPECL signaling level due to the AC couple nature of the channel and the  $100\Omega$  termination resistor embedded within the FOT module. The AC couple capacitor may or may not be embedded within the FOT module. The LVPECL transmitted data signal level will get reduced by half at the FOT input (TD+/-) due to the additional  $100\Omega$  termination. On the receive side, the  $82\Omega/130\Omega$  off-chip termination resistors set the  $50\Omega$  termination as well as the common-mode voltage for the receiver. Jutland receiver requires the  $50\Omega$  termination resistors to be placed as close to the Jutland PHY as possible to minimize noise due to reflection. SD should be DC coupled and include a  $50\Omega$  termination set to a common-mode voltage of 1.3V.




FIGURE 3: 100BASE-FX AC-COUPLED CONFIGURATION (SFP MODE)

# **Register Settings**

The Physical PHYs comply with the IEEE 802.3 Physical Layer for Twisted-Pair Ethernet and can be configured for full-half-duplex 100 Mbps (100BASE-TX/100BASE-FX) or 10 Mbps (10BASE-T) Ethernet operation. All PHY registers follow the IEEE 802.3 (clause 22.2.4) specified MII management register set and are fully configurable.

100BASE-FX operation is enabled using the FX mode straps (fx\_mode\_strap\_1 and fx\_mode\_strap\_2) and is reflected in the 100BASE-FX mode (FX\_MODE) bit in the PHY x Special Modes Register (PHY\_SPECIAL\_MODES\_x).

# **Fiber Optical Modules**

Several fiber optical modules may be used with an Ethernet PHY that supports 100BASE-FX (IEEE 802.3u):

- · SFF Transceiver
  - AFBR-59E4APZ Avago Technologies
  - (New 2x5 DIP style Package)
  - Differential LVPECL TX, RX
  - Single-Ended LVPECL SD
- 3.3V Supply
- Supported DC Coupling only

# FIGURE 4: SFF TRANSCEIVER



- SFP Transceiver
  - FTLF1318P2xCL Finisar Corporation
  - Reduced LVPECL TX, RX
  - Open Drain/Collector LOS
  - 3.3V Supply
  - Supported AC Coupling only

# FIGURE 5: SFP TRANSCEIVER



# **Operational Controls and Indications**

# SUPPORTED FEATURES FOR 100BASE-FX

Because the 100BASE-FX mode uses 100BASE-T resources, its operational controls and indications are those of the 100BASE-T mode, such as LEDs, link status indication, and loopback modes.

- LED Indication Any LED that supported 100BASE-TX now supports 100BASE-FX indication.
- Link Status For link status indication, the Link Status bit Register 1.2 will indicate if a link is present for 100BASE-FX.

# FEATURES NOT SUPPORTED FOR 100BASE-FX

Features not supported in FX mode include Auto-negotiation, AMDIX, TDR, EDPD, and EEE features.

# ${\tt ETHERCAT}^{\tt @} \ {\tt OVER} \ {\tt OPTICAL} \ {\tt LINKS} \ ({\tt FX}) \ {\tt — APPLICABLE} \ {\tt ONLY} \ {\tt FOR} \ {\tt LAN9252}$

EtherCAT communication over optical links using Ethernet PHYs is possible, but some requirements of EtherCAT should be taken into account, and some characteristics of EtherCAT slave controllers (ESC) should be considered.

This section intends to share current knowledge about FX operation with EtherCAT.

#### **Link Partner Notification and Loop Closing**

In case of link errors, the ESCs automatically disable unreliable links by closing loops. The ESCs rely on the LINK\_MII signal from the PHYs for detecting the link state.

With FX PHYs, it could happen that the transceiver device is powered, while the PHY, the ESC, or both are not active. The communication partner would detect a signal, causing the link to open. All frames become lost because the PHY (or the ESC) is not operating.

Therefore, at least the following two requirements must be fulfilled; otherwise the frames will be lost:

- ESC in Reset state → Transceiver disabled
- PHY in Reset state → Transceiver disabled

The recommended solution for this issue is to enable the transceiver with the reset signal of the PHY. If the transceiver has no suitable input, the power supply of the transceiver can be switched off. Because the PHY's reset should be controlled by the ESC's reset output (delayed, see in the following section), the transceiver will power down while the PHY is in the Reset state and while the ESC is in the Reset state. Thus, the ESC and the PHY will be active when the transceiver becomes active, and no frames are lost.

### FAR-END-FAULT (FEF) INDICATION

LAN9252 offers a feature called Far-End-Fault generation/detection, which indicates the link partner of a bad link.

The FEF feature is advantageous for EtherCAT because the PHYs will only indicate a link when the signal quality is high enough. Without FEF, the ESCs have to rely on the Enhanced Link Detection feature for detecting a low quality link.

Nevertheless, Enhanced Link Detection becomes active only after the link is already established, thus, in case of a low quality link, the link status will be toggling on/off (link up  $\rightarrow$  Enhanced Link Detection tears down link  $\rightarrow$  link up ...). This is sufficient to locate an issue in the network, but it might disturb operation of the remaining network.

So, it is highly recommended to use PHYs that fully implement FEF generation and detection.

# **Standard Link Detection**

The Enhanced Link Detection restarts auto-negotiation between the PHYs if a certain level of receive errors is reached. With FX PHYs, auto-negotiation is not available (it is a 100BASE-TX feature). Typically, PHYs ignore the restart auto-negotiation request. As a consequence, the ESC waits endlessly for the link to go down. Other PHYs might get into a dead-lock, because auto-negotiation is enabled by the restart auto-negotiation request, but it will not complete due to the FX operation mode.

Thus, Enhanced Link Detection has to be turned off for FX links (unless Enhanced FX Link Detection is used, which is recommended).

#### ISSUE: TEMPORARY ENHANCED LINK DETECTION WHILE EEPROM IS LOADING

Enhanced Link Detection is enabled after reset and can only be disabled by EEPROM. This takes about 170 ms. In the meantime, the FX PHYs are powering up. Since they do not need to go through an auto-negotiation sequence, the link (SD) comes very early. It is possible that the link is detected, but communication is not possible (RX\_ERR are detected). This can trigger the ESC to restart auto-negotiation before the EEPROM is loaded, resulting in the ESC waiting for the link to go down. This will probably not happen because the PHY ignores this command, so the ESC remains in a dead-lock situation.

The recommended solution to overcome this issue is to power up the FX PHY (and the transceiver) at least 170 ms after the ESC, such as by an additional reset controller with delay or power sequencing (Figure 6 or Figure 7).

Another recommended solution is Enhanced FX Link Detection.


#### Minimum Solutions Without Enhanced Link Detection

These two solutions represent the minimum solution for proper power-up and reset operation, but they have drawbacks in detecting low quality links. The preferred solution is Enhanced FX Link Detection.

Standard Link Detection: By Delayed Reset to FX-PHY

RESET to External PHY is delayed by 170 ms after ESC (LAN9252) is getting ready.


#### FIGURE 6: PHY RESET RELEASE DELAY WITH TRANSCEIVER POWER DOWN/RESET



Standard Link Detection: By Power Sequencing

POWER to External PHY is delayed by 170 ms after ESC is getting powered up.

FIGURE 7: PHY POWER SEQUENCING WITH TRANSCEIVER POWER DOWN/RESET



#### **Enhanced FX Link Detection**

To detect erroneous links fast enough, it is desirable to use the error detection principle of Enhanced Link Detection also for FX PHYs. One possible solution is to use the Enhanced Link Detection logic inside the ESC, and another possible solution is to implement Enhanced Link Detection logic with external logic, such as a CPLD.

LAN9252 ESC does not support Enhanced Link Detection logic for external MII port; hence an external logic should be implemented using a microcontroller/CPLD.

The preferred solution is to let the ESC count the RX\_ERR of the PHY and to detect the restart auto-negotiation request of the ESC by some additional logic (CPLD or  $\mu$ Controller and so on.) attached to the MII management interface. This logic should reset the PHY and the transceiver (power-down) for a short time. This reset causes a link down that is detected by the local ESC (which leaves its potential dead-lock state) and by the communication partner (link down, loop closed). If this solution is selected, Enhanced Link Detection can be enabled in the EEPROM.

The MII management interface is still connected to the PHY, and the CPLD/µC only snoops the bus. It is possible to use one CPLD/µC for all ports of the ESC. The PHY address has to be evaluated, and individual reset outputs for each PHY have to be used.

#### PROPOSED SOLUTIONS WITH ENHANCED LINK DETECTION

Figure 8 and Figure 9 display the proposed solutions with Enhanced Link Detection.

FIGURE 8: CPLD/µC DETECTS AUTO-NEGOTIATION RESTART COMMAND AND RESETS PHY AND TRANSCEIVER





FIGURE 9: CPLD/µC DETECTS AUTO-NEGOTIATION RESTART COMMAND AND POWERS DOWN PHY AND TRANSCEIVER



**Note:** In Figure 9, the CPLD/μC is connected to the nRESET signal of the ESC/PHY to power down or reset the transceiver while the ESC/PHY is in the Reset state.

# SUPPORT FOR COPPER MODE AND FIBER MODE FOR LAN9252 ESC

The LAN9252 ESC can support Copper mode (10/100BASE-TX) on one port and Fiber mode (10/100BASE-FX) on another port simultaneously. This section describes the required configuration for the SFP module support. As mentioned earlier, the SFP module uses LOS mode only. In LOS mode, the LAN9252 device can be strapped for any of these three configurations:

- PHY A copper, PHY B copper
- · PHY A fiber, PHY B copper
- · PHY A fiber, PHY B fiber

The fourth configuration (PHY A copper, PHY B fiber) is not valid for LOS mode.

TABLE 4: CONFIGURATION STRAPPING FOR PHY A COPPER, PHY B COPPER

Pin	Pull-Up/Pull-Down
FXLOSEN	Pull-Down
FXSDA/FXLOSA	Pull-Down
FXSDB/FXLOSB	Pull-Down

**Note:** A 10 k $\Omega$  pull-down resistor should be used.

#### TABLE 5: CONFIGURATION STRAPPING FOR PHY A FIBER, PHY B COPPER

Pin	Pull-Up/Pull-Down
FXLOSEN	Pull-up and Pull-Down (Note 1, Note 2)
FXSDA/FXLOSA	Pull-Up (Note 1)
FXSDB/FXLOSB	Pull-Down

Note 1:  $10 \text{ k}\Omega$  pull-up and pull-down resistors should be used.

2: Voltage level 1.5V selects FX-LOS for port 0 and FX-SD/copper for port 1.

### TABLE 6: CONFIGURATION STRAPPING FOR PHY A FIBER, PHY B FIBER

Pin	Pull-Up/Pull-Down
FXLOSEN	Pull-Up
FXSDA/FXLOSA	Pull-Up
FXSDB/FXLOSB	Pull-Up

**Note:** A 10 k $\Omega$  pull-up resistor should be used.

The fourth configuration (PHY A copper, PHY B fiber) requires SD signaling (SD mode) that allows the use of SFF module for PHY B. Table 7 shows the configuration strapping for this mode.


#### TABLE 7: CONFIGURATION STRAPPING FOR PHY A COPPER, PHY B FIBER

Pin	Pull-Up/Pull-Down
FXLOSEN	Pull-Down
FXSDA/FXLOSA	Pull-Down
FXSDB/FXLOSB	Pull-Up


Note: A 10  $k\Omega$  pull-up and pull-down resistors should be used.

# **APPENDIX A: SCHEMATICS**

# FIGURE A-1: INTERFACE BETWEEN LAN9XXX AND SFP (FTLF1318P2) FOT



- **Note 1:** In SFP Transceiver FTLF1318P2, TX/RX DATA lines are AC-coupled. Hence, C1, C2, C3, and C4 are not required externally.
  - 2: Refer to FOT supplier's recommendation regarding the interface between LAN9xxx and FOT. The proposed termination is recommended for AC Coupled Configuration (SFP mode). Other terminations could also be applied, depending on the FOT interface.



# FIGURE A-2: INTERFACE BETWEEN LAN9XXX AND SFF (AFBR-59E4APZ) FOT

- **Note 1:** In SFF Transceiver AFBR-59E4APZ, TX/RX DATA lines are AC-coupled. Hence, C8, C9, C10, and C11 are not required externally.
  - 2: Refer to FOT supplier's recommendation regarding the interface between LAN9xxx and FOT. The proposed termination is recommended for AC Coupled Configuration (SFF mode). Other terminations could also be applied, depending on the FOT interface.

# **AN2007**

# APPENDIX B: APPLICATION NOTE REVISION HISTORY

# TABLE B-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00002007B (01-27-20)	Support for Copper Mode and Fiber Mode for LAN9252 ESC	Added this section.
	All	Minor text changes throughout.
DS00002007A September 2015	Initial release.	

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support



NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MilVi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5542-4

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** 

http://www.microchip.com/ support

Web Address:

www.microchip.com Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Tel: 317-536-2380 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Garching** Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820