
MEC172x System BIOS Porting Guide

INTRODUCTION

This document provides BIOS engineers a quick reference to port System BIOS in support of these MEC172x I/O devices: eSPI I/O Component (Configuration Port), eSPI Memory Component, Mailbox Interface, 8042 Emulated Keyboard Controller, ACPI EC0, ACPI EC1, ACPI EC2, ACPI EC3, ACPI EC4, ACPI PM1, Legacy Port92/GateA20, UART 0, UART 1, Glue Logic, EMI 0, EMI 1, EMI 2, Port 80 BIOS Debug Port 0 and Port 80 BIOS Debug Port 1. The MEC172x consists of MEC1721 and MEC1723 products.

References

The following document should be referenced when using this application note. Please contact your MCHP representative for availability.

- MEC172x Data Sheet
- Microchip “eSPI Controller with SAFS Support, Version 1.3” Specification

AN3642

1.0 Contents

This guide consists of the following sections:

- Chapter 2.0, "Obtaining the MEC172x Configuration Base Address," on page 3
- Chapter 3.0, "Configuration Register Programming," on page 4
- Chapter 4.0, "Global Control/Configuration Registers [00h - 2Fh]," on page 6
- Chapter 5.0, "Logical Device Configuration Registers," on page 7
- Chapter 6.0, "MEC172x eSPI IRQ Assignment Table," on page 9
- Chapter 7.0, "Super I/O Initialization In Early Post - eSPI Interface," on page 10
- Chapter 8.0, "Intel PCH eSPI I/O Decode Registers Initialization," on page 15

1.1 Terminology

This document contains the following terms, defined here for the purpose of convenience and general agreement:

TABLE 1-1: TERMS

Term	Description
System Host	Refers to the external CPU that communicates with this device via the eSPI Interface.
Logical Devices	Logical Devices are System Host-accessible features that are allocated a Base Address and range in the System Host I/O address space.
Runtime Register	Runtime Registers are registers that are directly I/O accessible by the System Host via the eSPI interface.
Configuration Registers	Registers that are only accessible in CONFIG_MODE.
EC_Only Registers	Registers that are not accessible by the System Host. They are only accessible by an internal embedded controller.

2.0 Obtaining the MEC172x Configuration Base Address

The eSPI Host can access the Chip's Configuration Registers through the Configuration Port when CONFIG MODE is enabled. The device defaults to CONFIG MODE being disabled.

Note: The data read from the Configuration Port Data register is undefined when CONFIG MODE is not enabled.

The Configuration Port is composed of an INDEX and DATA Register.

Logical devices are configured through three Configuration Ports (CONFIG, INDEX and DATA) (see [Table 2-1, "Configuration Port"](#)). The BIOS uses these ports to initialize the logical devices at POST.

The Base Address of the Configuration Ports is determined by the I/O Space Base Address Register (BAR) that corresponds to Logical Device Dh, the eSPI I/O Component Interface CR34h-CR37h. The default eSPI I/O Host address is 2Eh that be initialized by the EC firmware ([Note 2-1](#)).

Note 2-1 Please see the Section 3.7.1.6, "eSPI BAR Init Register", bits[15:0]: BAR_Init descriptions in the Microchip "eSPI Controller with SAFS Support, Version 1.3" Specification."

The BAR ([Section 3.0, "Configuration Register Programming," on page 4](#)) of Configuration Port can be relocated through the Configuration Registers for LDN Dh (eSPI Interface) 34h-37h, the bit[0]: VALID must be "1". (See [Section 3.4, "Example: Relocating the BAR of Logical Device Dh to 4Eh," on page 4](#)).

TABLE 2-1: CONFIGURATION PORT

Default I/O Address	Type	Register Name	Relative Address	Default Value	Notes
002Eh	Read / Write	INDEX	Configuration Port's Base Address + 0	00h	Note 1
002Fh	Read / Write	DATA	Configuration Port's Base Address + 1	00h	
<p>Note 1: The default Base I/O Address of the Configuration Port can be relocated by programming the BAR register for Logical Device Dh (eSPI, I/O Configuration Port). The Relative Address shows the general case for determining the I/O address for each register.</p>					

3.0 Configuration Register Programming

The MEC172x contains the [Global Control/Configuration Registers \[00h - 2Fh\]](#) and the [Logical Device Configuration Registers](#).

CONFIGURATION SEQUENCE

To program the configuration registers, the following sequence must be followed:

1. [Entering the Configuration State](#)
2. [Configuring the Configuration Registers](#)
3. [Exiting the Configuration State](#)

3.1 Entering the Configuration State

The INDEX and DATA ports are effective only when the chip is in the Configuration State. The device enters the Configuration State when the Config Entry Key is successfully written to the I/O address of the INDEX register of the CONFIG PORT while the CONFIG MODE is disabled.

Config Entry Key = < 55h >

3.2 Configuring the Configuration Registers

Configuration registers are accessed in two steps:

1. Write the index of the Logical Device Number Configuration Register (that is, 07h) to the INDEX PORT and then write the number of the desired logical device to the DATA PORT.
2. Write the address of the desired configuration register within the logical device to the INDEX PORT and then write or read the configuration register through the DATA PORT.

Note: If accessing the Global Configuration Registers, step (1) is not required.

3.3 Exiting the Configuration State

CONFIG MODE defaults to disabled on a RESET_SYS, RESET_HOST, and, for systems using eSPI, when RESET_HOST is asserted. CONFIG MODE is also disabled when the following Config Exit Key is successfully written to the I/O address of the INDEX PORT of the CONFIG PORT while CONFIG MODE is enabled.

Config Exit Key = < AAh >

3.4 Example: Relocating the BAR of Logical Device Dh to 4Eh

The following is a configuration register programming example written in Intel 8086 assembly language.

```
;------  
; Enable Configuration State |  
;------  
MOV     DX, 02Eh ; Config_Port_Base_Address  
MOV     AX, 055h ; Config Entry Key  
OUT     DX, AL  
  
;------  
; Configure Base Address, |  
; Logical Device 0Dh      |  
;------  
MOV     DX, 02Eh ; Config_Port_Base_Address  
MOV     AL, 07h  
OUT     DX, AL   ; Point to Logical Device Number Config Register  
MOV     DX, 02Fh ; Config_Port_Base_Address+1  
MOV     AL, 0Dh  
OUT     DX, AL   ;Point to Logical Device Dh  
  
;------  
; Configure both CR36 and CR37 to relocate the Base Address Register to 4Eh |
```

```
;-------.
MOV    DX, 02Eh ; Config_Port_Base_Address
MOV    AL, 036h ; CR36
OUT    DX, AL   ; Point to Base Address Register
MOV    DX, 02Fh ; Config_Port_Base_Address+1
;-------.
;Read the eSPI I/O Configuration Register Port |
;-------.
IN     AL,DX   ; (Optional)It should be 2Eh

MOV    AL, 04Eh
OUT    DX, AL   ; Update CR36

MOV    DX, 02Eh ; Config_Port_Base_Address
MOV    AL, 037h ; CR37
OUT    DX, AL   ; Point to CR37
MOV    DX, 02Fh ; Config_Port_Base_Address+1
MOV    AL, 00h
OUT    DX, AL   ; Update CR37

;-------.
; Disable Configuration State |
;-------.
MOV    DX, 02Eh ; Config_Port_Base_Address
MOV    AX, 0AAh ; Config Exit Key
OUT    DX, AL
```

Note: If you want to relocate the BAR of Logical Device Dh to 164Eh, use the example initialization to configure CR37 to 16h.

Note 3-1 See Table 10-5, “CHIP-LEVEL (GLOBAL) CONTROL/CONFIGURATION REGISTERS” of the latest MEC172x Data Sheet.

4.0 GLOBAL CONTROL/CONFIGURATION REGISTERS [00H - 2FH]

Host access to Global Configuration Registers is through the Configuration Port (the INDEX PORT and the DATA PORT) using the Logical Device Number 3Fh and the Index shown in the “Offset” column of the following table.

All Global Configuration registers are accessible to the Host through the Configuration Port for all Logical Devices. at offsets 00h through 2Fh.

TABLE 4-1: CHIP-LEVEL (GLOBAL) CONTROL/CONFIGURATION REGISTERS

Register	Offset	Description
CHIP (GLOBAL) CONTROL REGISTERS		
Reserved	00h - 01h	Reserved - Writes are ignored, reads return 0.
TEST	02h	TEST. This register location is reserved for Microchip use. Modifying this location may cause unwanted results.
Reserved	03h-06h	Reserved - Writes are ignored, reads return 0.
Logical Device Number	07h	A write to this register selects the current logical device. This allows access to the control and configuration registers for each logical device. Note: The Activate command operates only on the selected logical device.
Reserved	08h - 18h	Reserved - Writes are ignored, reads return 0.
Device Revision	1Ch	A read-only register which provides current device revision information.
Device Sub ID	1Dh	Read-Only register which provides the device sub-identification.
Device ID[7:0]	1Eh	Read-Only register which provides Device ID LSB.
Device ID[15:8]	1Fh	Read-Only register which provides Device ID MSB.
Legacy Device ID	20h	A read-only register which provides Legacy device identification. The value of this register is FEh
TEST	22h - 23h	TEST This register location is reserved for Microchip use. Modifying this location may cause unwanted results.
OTP ID	24h	The register contains the OTP ID.
Validation ID	25h	The register contains the Validation ID.
Boot ROM Revision ID	26-27h	The register contains the Boot ROM Revision ID
TEST	28h - 2Fh	TEST. This register locations are reserved for Microchip use. Modifying these locations may cause unwanted results.

5.0 Logical Device Configuration Registers

The Logical Device Configuration registers support motherboard designs in which the resources required by their components are known and assigned by the BIOS at POST.

Every logical device may have a set of directly I/O addressable Runtime Registers, Configuration Registers accessible via the Configuration Port, or DMA registers. The following table lists the register types for each eSPI-Host-accessible Logical Device implemented in the design. The Embedded Controller (EC) can access all Configuration Registers and all Runtime Registers directly. The Logical Devices physically located in the MEC172x are identified in [Table 5-1, "Host Logical Devices on MEC172x eSPI"](#).

TABLE 5-1: HOST LOGICAL DEVICES ON MEC172X ESPI

Logical Devices	Logical Device Number (hex)	Configuration Register Bank			eSPI I/O Runtime Access	eSPI I/O Configuration Access
		Host Config Index	Default eSPI I/O Host Address	Reset Default		
eSPI I/O Component (Configuration Port)	D	34h	002E	002E_0000h	yes	yes
eSPI Memory Component	E	38h	0000	0000_0000h	no	yes
Mailbox Interface	0	3Ch	0000	0000_0000h	yes	no
8042 Emulated Keyboard Controller	1	40h	0060	0060_0000h	yes	yes
ACPI EC0	2	44h	0062	0062_0000h	yes	no
ACPI EC1	3	48h	0000	0000_0000h	yes	no
ACPI EC2	4	4Ch	0000	0000_0000h	yes	no
ACPI EC3	5	50h	0000	0000_0000h	yes	no
ACPI EC4	6	54h	0000	0000_0000h	yes	no
ACPI PM1	7	58h	0000	0000_0000h	yes	no
Port 92-Legacy (Fast Keyboard)	8	5Ch	0092	0092_0000h	yes	yes
UART 0	9	60h	0000	0000_0000h	yes	yes
UART 1	A	64h	0000	0000_0000h	yes	yes
EMI 0	10	68h	0000	0000_0000h	yes	no
EMI 1	11	6Ch	0000	0000_0000h	yes	no
EMI 2	12	70h	0000	0000_0000h	yes	no
Real Time Clock	14	7C	0000	0000_0000h	yes	no
Port 80 BIOS Debug Port 0	20	74h	0000	0000_0000h	yes	yes

AN3642

TABLE 5-1: HOST LOGICAL DEVICES ON MEC172X ESPI (CONTINUED)

Logical Devices	Logical Device Number (hex)	Configuration Register Bank			eSPI I/O Runtime Access	eSPI I/O Configuration Access
		Host Config Index	Default eSPI I/O Host Address	Reset Default		
Port 80 BIOS Debug Port 1	21	78h	0000	0000_0000h	yes	yes
32 Byte Test Block	2F	8Ah	0000	0000_0000h	yes	no
Glue	F	8Ch	0000	0000_0000h	yes	no

Note 5-1 Logical Devices EMI 0, EMI 1, EMI 2, ACPI EC0, ACPI EC1, ACPI EC2, ACPI EC3, ACPI EC4, ACPI PM1, UART 0, UART 1, Mailbox Interface, Port 80 BIOS Debug Port 0 and Port 80 BIOS Debug Port 1 Base Address Registers (BARs) must be located within the Generic Decode Ranges of the Chipset. For example, see [Section 8.0, "Intel PCH eSPI I/O Decode Registers Initialization"](#).

5.1 eSPI Logical Device Activation

The [eSPI Activate Register](#) controls the eSPI device itself. The Host can shut down the eSPI Logical Device by cleaning the Activate bit, but it cannot restart the eSPI interface, since once the eSPI interface is inactive the Host has no access to any registers on the device. The Embedded Controller can set or clear the Activate bit at any time.

This register should be configured by EC firmware before the EC releases RSMRST# and permits eSPI_RESET# to be de-asserted.

The format for the [eSPI Activate Register](#) is shown in [Table 5-2, "eSPI Activate Register"](#).

TABLE 5-2: ESPI ACTIVATE REGISTER

Offset	30h				
Bits	Description	Type	Default	Reset Event	
7:1	RESERVED	RES	-	-	
0	<p>ACTIVATE</p> <p>1= Activate When this bit is 1, the eSPI Logical Device is powered and functional.</p> <p>0= Deactivate When this bit is 0, the logical device is powered down and inactive. Except for the eSPI Activate Register itself, clocks to the block are gated and the eSPI Logical Device will permit the main oscillator to be shut down.</p>	R/W	0b	RESET_SYS	

6.0 MEC172x eSPI IRQ Assignment Table

The section describes the Host IRQ assignment to support for the MEC172x eSPI Logical Devices in [Table 6-1](#), "MEC172x eSPI IRQ Assignment Table".

TABLE 6-1: MEC172x eSPI IRQ Assignment Table

Host Config Index	Instance Name	Instance Number	Interrupt Source	Default Value (Note 6-1)
ACh	Mailbox Interface	0	MBX_Host_SIRQ	FFh
ADh	Mailbox Interface	0	MBX_Host_SMI	FFh
A Eh	8042 Emulated Keyboard Controller	0	KIRQ	FFh
AFh	8042 Emulated Keyboard Controller	0	MIRQ	FFh
B0h	ACPI EC	0	EC_OBF	FFh
B1h	ACPI EC	1	EC_OBF	FFh
B2h	ACPI EC	2	EC_OBF	FFh
B3h	ACPI EC	3	EC_OBF	FFh
B4h	ACPI EC	4	EC_OBF	FFh
B5h	UART	0	UART	FFh
B6h	UART	1	UART	FFh
B7h	EMI	0	Host Event	FFh
B8h	EMI	0	EC-to-Host	FFh
B9h	EMI	1	Host Event	FFh
BAh	EMI	1	EC-to-Host	FFh
BBh	EMI	2	Host Event	FFh
BCh	EMI	2	EC-to-Host	FFh
BDh	RTC	0	RTC	FFh
BEh	EC	0	EC_IRQ	FFh

Note 6-1 The default value of FFh assigns no IRQ level to the interrupt, and does not propagate it.


7.0 Super I/O Initialization In Early POST - eSPI Interface


The section describes the Host through the eSPI interface to handle the Super I/O initialization in early POST.

7.1 eSPI Configuration Registers initialization- Logical Device Dh Chart and Description

The following three figures show the process for MEC172x eSPI configuration registers initialization.


FIGURE 7-1: MEC172X CONFIGURATION REGISTERS INITIALIZATION - PART I






MEC172x eSPI Configuration Register Initialization:

```
// Set the BAR for ACPI EC2, the Base I/O Address = 200h.
24. 0x4E = 00h           // LSB
25. 0x4F = 02h           // MSB
26. 0x4C, bit[0] = 1     // Valid
// Set the BAR for ACPI EC3, the Base I/O Address = 208h.
27. 0x52 = 08h           // LSB
28. 0x53 = 02h           // MSB
29. 0x50, bit[0] = 1     // Valid
// Set the BAR for ACPI PM1, the Base I/O Address = 378h.
30. 0x5A = 78h           // LSB
31. 0x5B = 03h           // MSB
32. 0x58, bit[0] = 1     // Valid
// Set the BAR for Legacy Port92/GateA20, the Base I/O Address = 92h.
33. 0x5E = 92h           // LSB
34. 0x5F = 00h           // MSB
35. 0x5C, bit[0] = 1     // Valid
// Set the BAR for UART 0, the Base I/O Address = 2F8h.
36. 0x62 = F8h           // LSB
37. 0x63 = 02h           // MSB
38. 0x60, bit[0] = 1     // Valid.
39. 0xB5 = 04h           // UART 0, IRQ4
// Set the BAR for EMI 0, the Base I/O Address = 6B0h.
37. 0x6A = B0h           // LSB
38. 0x6B = 06h           // MSB
39. 0x68, bit[0] = 1     // Valid.
// Set the BAR for Port 80 BIOS Debug Port 0, the Base I/O Address = 150h.
40. 0x76 = 50h           // LSB
41. 0x77 = 01h           // MSB
42. 0x74, bit[0] = 1     // Valid.
// Set the BAR for Port 80 BIOS Debug Port 1, the Base I/O Address = 160h.
43. 0x7A = 60h           // LSB
44. 0x7B = 01h           // MSB
45. 0x78, bit[0] = 1     // Valid
```





Note: Both the **Activate bit** in Activate Register offset 30h and the **Valid bit** in BAR control different functionality, and do not affect each other.


- Activate bit = 1, block is powered and functional. (In fact, not really powered, should be gated.)
- Valid bit = 1, the MEC172x chip I/O address claiming is enabled. See the Section 3.4.1.1, "I/O Base Address Configuration Register Format in the Microchip "eSPI Controller with SAFS Support, Version 1.3" Specification.

Note: Bits[31:16] eSPI Host Address bit field in the Base Address register for Logical Device Dh (eSPI I/O Configuration Port) must be written LSB then MSB. This particular register has a shadow that lets the Host come in and write to the lower byte of the 16-bit address, and the resulting 16-bit eSPI Host address field does not update. Writing to the upper byte triggers a full 16-bit field update.


BIOS must set both bits to activate this module and make it functional. The following is the recommended sequence:

1. Configure correct I/O address in BAR if needed.
2. Set Valid bit in BAR.
3. Set Activate bit in the Activate register if available.


7.2 8042 Emulated Keyboard Controller - Logical Device 1 Chart and Description




7.3 UART 0 - Logical Device 9h Chart and Description



7.4 UART 1 - Logical Device Ah Chart and Description



7.5 Legacy (Fast KB) - Logical Device 8 Chart and Description



8.0 INTEL PCH ESPI I/O DECODE REGISTERS INITIALIZATION

This section provides the initialization of Intel PCH Enhanced SPI Interface (D31:F0) I/O Decode registers to support MEC172x SIO devices in cold booting.

8.1 eSPI I/O Decode Ranges Decoding

Setup "ESPI I/O Decode Ranges", PCR[DMI] + 2770h [15:0] to the same value program in ESPI PCI offset 80h (Note 8-1).

Note 8-1 See the Section 2.1.7, "I/O Decode Ranges and I/O Enables (ESPI_IOD_IOE) - Offset 80h in the Intel doc. #545845_SKL_PCH_EDS_V2_Rev_1_0.pdf for the details.

8.2 eSPI I/O Enables Decoding

Setup "ESPI I/O Enables", PCR[DMI] + 2774h [15:0] to the same value program in ESPI PCI offset 82h (Note 8-2).

Note 8-2 Bits[15:10] of source decode register is Read-Only. The I/O ranges are indicated by the Enables field in EPI PCI offset 82h [13:10] is always forwarded by DMI to subtractive agent for handling.

8.2.1 I/O DECODE RANGES AND I/O ENABLES (ESPI_IOD_IOE) - OFFSET 80H = 3F030010H

- Bit[29] = 1 // Microcontroller Enable #2 (ME2): Enables decoding of I/O locations 4Eh and 4Fh.
- Bit[28] = 1 // Super I/O Enable (SE): Enables decoding of I/O locations 2Eh and 2Fh.
- Bit[27] = 1 // Microcontroller Enable #1 (ME1): Enables decoding of I/O locations 62h and 66h.
- Bit[26] = 1 // Keyboard Enable (KE): Enables decoding of the keyboard I/O locations 60h and 64h.
- Bit[25] = 1 // High Gameport Enable (HGE): Enables decoding of I/O locations 208h and 20Fh.
- Bit[24] = 1 // Low Gameport Enable (LGE): Enables decoding of I/O locations 200h and 207h.
- Bit[17] = 1 // Com Port B Enable (CBE): Enables decoding of the COMB range. Range is selected by bits[6:4].
- Bit[16] = 1 // Com Port A Enable (CAE): Enables decoding of the COMA range. Range is selected by bits[2:0].
- Bits[6:4] = 001b // ComB Range (CB): Enables decoding of I/O locations 2F8h - 2FFh (COM2).
- Bits[2:0] = 000b // ComA Range (CA): Enables decoding of I/O locations 3F8h - 3FFh (COM1).

8.3 eSPI Generic I/O Range Decoding

Setup "eSPI Generic I/O Range #1~#4", PCR[DMI] + 2730h~273Fh to the same value program in ESPI PCI offset 84h~93h.

8.3.1 ESPI GENERIC I/O RANGE #1 (ESPI_LGIR1) - OFFSET 84H = 007C0301H

- Bits[23:18] = 7Ch // Address [7:2] Mask (ADDR_MASK): A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
- Bits[15:2] = 030h // Address [15:2] (ADDR): DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
- Bit[0] = 1 // ESPI Decode Enable: The ESPI Generic I/O Range #1 is enabled for decoding to ESPI.

8.3.2 ESPI GENERIC I/O RANGE #2 (ESPI_LGIR2) - OFFSET 88H = 007C0681H

- Bits[23:18] = 7Ch // Address [7:2] Mask (ADDR_MASK): A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
- Bits[15:2] = 068h // Address [15:2] (ADDR): DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
- Bit[0] = 1 // ESPI Decode Enable: The ESPI Generic I/O Range #2 is enabled for decoding to ESPI.

8.3.3 ESPI GENERIC I/O RANGE #3 (ESPI_LGIR3) - OFFSET 8CH = 007C0151H

- Bits[23:18] = 7Ch // Address [7:2] Mask (ADDR_MASK): A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
- Bits[15:2] = 015h // Address [15:2] (ADDR): DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
- Bit[0] = 1 // ESPI Decode Enable: The ESPI Generic I/O Range #3 is enabled for decoding to ESPI.

8.3.4 ESPI GENERIC I/O RANGE #4 (ESPI_LGIR4) - OFFSET 90H = 000C0361H

- Bits[23:18] = 0Ch // Address [7:2] Mask (ADDR_MASK): A 1 in any bit position indicates that any value in the corresponding address bit in a received cycle will be treated as a match. The corresponding bit in the Address field, below is ignored. The mask is only provided for the lower 6 bits of the DWord address, allowing for decoding blocks up to 256 bytes in size.
- Bits[15:2] = 036h // Address [15:2] (ADDR): DWord-aligned address. Note that PCH does not provide decode down to the word or byte level.
- Bit[0] = 1 // ESPI Decode Enable: The ESPI Generic I/O Range #4 is enabled for decoding to ESPI.

APPENDIX A: APPLICATION NOTE REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00003642A (09-01-20)	Document Release	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntellIMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522466987

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820