

PIC18F87K22 Family Silicon Errata and Data Sheet Clarification

The PIC18F87K22 family devices that you have received conform functionally to the current Device Data Sheet (DS30009960**F**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC18F87K22 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (B5, C6).

Data Sheet clarifications and corrections start on page 13, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
 - b) For MPLAB X IDE, select <u>Window > Dashboard</u> and click the **Refresh Debug**Tool Status icon ().
- 5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18F87K22 silicon revisions are shown in Table 1.

TABLE 1:	SILICON DEVREV VALUES	3
----------	-----------------------	---

Dout Number	Device			Revis	Silicon Revi	ision ⁽²⁾			
Part Number	ID ⁽¹⁾	А3	B1	В3	B5	C1	С3	C5	C6
PIC18F65K22	530h								
PIC18F66K22	52Ch		4h 5h			10b	11h	40h	406
PIC18F85K22	536h	26		Ch	10h	1111	12h	13h	
PIC18F86K22	532h	3h		6h					
PIC18F67K22	518h						•	•	•
PIC18F87K22	51Ch								

- **Note 1:** The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".
 - **2:** Refer to the "PIC18F6XKXX/8XKXX Family Flash Microcontroller Programming Specification" (DS39947) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Modulo	Footure	Item	lacua Summani		Affected Revisions ⁽¹⁾						
Module	Feature	No.	Issue Summary	А3	В1	ВЗ	B5	C1	СЗ	C5	C6
Analog-to-Digital Converter (A/D)	A/D Offset	1.1	The A/D offset is greater than specified in the data sheet's A/D Converter Characteristics table.	х							
Analog-to-Digital Converter (A/D)	A/D Offset	1.2	The A/D offset is greater than specified in the data sheet's A/D Converter Characteristics table.		x	х	X	X	х	х	х
Ports	Leakage	2.	I/O port leakage is higher than the D060 spec in the data sheet.	Х	Х	Х	Χ	Χ	Х	Х	Х
High/Low-Voltage Detect (HLVD)	HLVD Trip	3.	The high-to-low (VDIRMAG = 0) setting of the HLVD may send initial interrupts.	x	x	х	X	X	х	х	х
ECCP	Auto-Shutdown	4.	The tri-state setting of the auto-shutdown feature in the enhanced PWM may not successfully drive the pin to tri-state.	х	х	х	х	Х	х	х	х
EUSART	Synchronous Transmit	5.	When using the Synchronous Transmit mode of the EUSART, at high baud rates, transmitted data may become corrupted.	х	х	Х	х	Х	х	х	х
IPD and IDD	Maximum Limit	6.	Maximum current limits may be higher than specified in Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial)" of the data sheet.	×							
Ultra Low-Power Sleep	Sleep Entry	7.1	Entering Ultra Low-Power Sleep mode, by setting RETEN = 0 and SRETEN = 1, will cause the part not to be programmable through ICSP TM .	х	х			X			
Ultra Low-Power Sleep	WDT Wake-up	7.2	Using the WDT to exit Ultra Low-Power Sleep mode when VDD>4.5V can cause the part to enter a Reset state requiring POR to exit.	х	х	х	х	Х	х	х	х
Resets (BOR)	Enable/Disable	8.	An unexpected Reset may occur if the Brown-out Reset module (BOR) is disabled, and then re-enabled, when the High/Low-Voltage Detection (HLVD) module is not enabled (HLVDCON<4> = 0).	x	x	x	x	X	x	x	x
RG5 Pin	Leakage	9.	RG5 will cause excess pin leakage whenever it is driven low.		Х						
External Memory Bus (EMB)	Wait States	10.	The CE signal will not be extended properly if Wait states are used.								
Primary Oscillator	XT Mode	11.	crystals are above 3 MHz.		X		X	X			
Timer1/3/5/7	Interrupt	12.	When the timer is operated in Asynchronous External Input mode, unexpected interrupt flag generation may occur.	х	х	Х		Х	Х	Х	

Note 1: Only those issues indicated in the columns labeled B3 and C3 apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Module	Feature	Item	Issue Summary		Af	fect	ed R	evis	ions	(1)	
Wodule	reature	No.			В1	В3	В5	C1	C3	C5	C6
MSSP1	SPI Slave	13.	Slave samples SDI on both rising and falling edges of SCK.		Х	Х	Х	Х	Х	Х	Х

Note 1: Only those issues indicated in the columns labeled B3 and C3 apply to the current silicon revision.

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**B5**, **C6**).

1. Module: Analog-to-Digital Converter (A/D)

1.1 The A/D will not meet the Microchip standard A/D specification. The A/D may be usable if tested at the user end. The possible issues are high offset error, high DNL error and multiple missing codes. The A/D can be tested and used for relative measurements.

A/D Offset

The A/D may have a high offset error, up to a maximum of 50 LSB; it can be used if the A/D is calibrated for the offset.

Work around

Method to Calibrate for Offset:

In Single-Ended mode, connect the A/D +ve input to ground and take the A/D reading. This will be the offset of the device and can be used to compensate for the subsequent A/D readings on the actual inputs.

Affected Silicon Revisions

А3	В1	В3	В5	C1	C3	C5	C6	
Χ								

1.2 The A/D will meet the Microchip standard A/D specification when used as a 10-bit A/D. When used as a 12-bit A/D, the possible issues include high offset error (up to a maximum of ±25 LSBs at 25°C, ±30 LSBs at 85°C, 125°C and -40°C), high DNL error (up to a maximum of ±4 LSBs) and multiple missing codes (up to a maximum of 20). Users should evaluate the 12-bit A/D performance in their application using the suggested work around below. See Table 3 for guidance specifications.

A/D Offset:

The A/D may have high offset error, up to a maximum of ±25 LSBs at 25°C, ±30 LSBs at 85°C, 125°C and -40°C; it can be used if the A/D is calibrated for the offset.

Work around

Method to Calibrate for Offset:

In Single-Ended mode, connect A/D +ve input to ground and take the A/D reading. This will be the offset of the device and can be used to compensate for the subsequent A/D readings on the actual inputs.

TABLE 3: A/D CONVERTER CHARACTERISTICS

Param. No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
A01	NR	Resolution		_	12	bit	ΔV REF $\geq 5.0V$
A03	EIL	Integral Linearity Error	_	_	±10.0	LSb	ΔV REF $\geq 5.0V$
A04	Edl	Differential Linearity Error	_	_	+6.0/-4.0	LSb	ΔV REF $\geq 5.0V$
A06	EOFF	Offset Error		ı	±25	LSb	ΔVREF ≥ 5.0V, Temperature: 25°C
			_	_	±30	LSb	Δ VREF \geq 5.0V, Temperature: \geq 85°C, -40°C
A07	Egn	Gain Error	_	_	±15	LSb	ΔV REF $\geq 5.0V$
A10	_	Monotonicity ⁽¹⁾			_		VSS ≤ VAIN ≤ VREF
A20	ΔV REF	Reference Voltage Range (VREFH – VREFL)	3	_	AVDD – AVSS	V	
A21	VREFH	Reference Voltage High	AVss + 3.0V	_	AVDD + 0.3V	V	
A22	VREFL	Reference Voltage Low	AVss – 0.3V	_	AVDD - 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL		VREFH	V	

Note 1: The A/D conversion result never decreases with an increase in the input voltage.

А3	В1	В3	B5	C1	С3	C5	C6	
	Х	Χ	Χ	Х	Χ	Х	Х	

2. Module: Ports

The input leakage will not match the D060 specification in the data sheet. The leakage will meet the 200 nA specification at TA = 25°C. At TA = 85°C, the leakage will be up to a maximum of 2 μ A.

Work around

None.

Affected Silicon Revisions

		В3						
Χ	Х	Χ	Х	Х	Х	Х	Х	

3. Module: High/Low-Voltage Detect (HLVD)

The high-to-low (VDIRMAG = 0) setting of the HLVD may send initial interrupts. High trip points that are close to the intended operating voltage are susceptible to this behavior.

Work around

Select a lower trip voltage that allows consistent start-up or clear any initial interrupts from the HLVD on start-up.

Affected Silicon Revisions

А3	В1	В3	B5	C1	C3	C5	C6	
Χ	Х	Х	Х	Х	Χ	Х	Х	

4. Module: ECCP

The tri-state setting of the auto-shutdown feature in the enhanced PWM may not successfully drive the pin to tri-state. The pin will remain an output and should not be driven externally. All tri-state settings will be affected.

Work around

None.

Affected Silicon Revisions

А3	В1	В3	B5	C1	C3	C5	C6	
Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	

5. Module: EUSART

When using the Synchronous Transmit mode of the EUSART, at high baud rates, transmitted data may become corrupted. One or more bits of the intended transmit message may be incorrect.

Work around

Since this problem is related to the baud rate used, adding a fixed delay before loading the TXREGx may not be a reliable work around. Lower the baud rate until no errors occur, or when loading the TXREGx, check that the TRMT bit inside of the TXSTAx register is set instead of checking the TXxIF bit. The following code can be used:

EXAMPLE 1: EUSART SYNCHRONOUS TRANSMIT WORK AROUND

while(!TXSTAxbits.TRMT);
// wait to load TXREGx until TRMT is set

А3								
Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	

6. Module: IPD and IDD

The IPD and IDD limits will not match the data sheet. The values, in bold in Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial)", reflect the updated silicon maximum limits.

31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial)

PIC18F8 (Industri	37K22 Family al)					otherwise stated) C for industrial			
Param. No.	Device	Тур.	Max.	Units		Conditions			
	Power-Down C	urrent (IPD) ⁽¹)						
	All devices	10	500	nA	-40°C		(4)		
		20	500	nA	+25°C		= 1.8V ⁽⁴⁾		
		120	600	nA	+60°C	· ·	p mode) or Disabled		
		630	2000	nA	+85°C		0. 2.000.00		
	All devices	50	700	nA	-40°C				
		60	900	nA	+25°C	V _{DD} = 3.3V ⁽⁴⁾ (Sleep mode) Regulator Disabled			
		170	1100	nA	+60°C				
		700	5000	nA	+85°C				
	All devices	350	1300	nA	-40°C		(E)		
		400	1400	nA	+25°C		_D = 5V ⁽⁵⁾ ep mode) ator Enabled		
		550	1500	nA	+60°C				
		1350	4000	nA	+85°C		tor Enabled		
	Supply Current	(IDD) Cont.(2	2,3)						
	All devices	3.7	8.5	μA	-40°C	V _{DD} = 1.8V ⁽⁴⁾			
		5.4	10	μA	+25°C	Regulator Disabled			
		6.6	13	μA	+85°C	- Regulator Disabled			
	All devices	8.7	18	μA	-40°C	2 2 (4)	Fosc = 32 kHz ⁽³⁾		
		10	20	μA	+25°C	V _{DD} = 3.3V ⁽⁴⁾ Regulator Disabled	(SEC_RUN mode,		
		12	35	μA	+85°C	- Regulator Disabled	SOSCSEL = 01)		
	All devices	60	160	μA	-40°C) (n n = 5) ((5)			
		90	190	μA	+25°C	V _{DD} = 5V ⁽⁵⁾ Regulator Enabled			
		100	240	μΑ	+85°C	- Regulator Enabled			

- **Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).
 - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- **4:** Voltage regulator disabled (ENVREG = 0, tied to Vss, \overline{RETEN} (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial) (Continued)

PIC18F8	37K22 Family al)	Standard Operating Conditions (unless otherwise stated) Operating temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
Param. No. Device Typ. Max. Units Conditions											
	All devices	1.2	4	μΑ	-40°C	1 0 (4)					
		1.7	5	μΑ	+25°C	V _{DD} = 1.8V ⁽⁴⁾ Regulator Disabled					
		2.6	6	μA	+85°C	1 regulator Disabled	Fosc = 32 kHz ⁽³⁾				
	All devices	1.6	7	μA	-40°C	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\					
		2.8	9	μΑ	+25°C	V _{DD} = 3.3V ⁽⁴⁾ Regulator Disabled	(SEC_IDLE mode,				
		4.1	17	μA	+85°C	1 (egalator bisablea	SOSCSEL = 01)				
	All devices	60	150	μA	-40°C	-> (5)					
		80	180	μA	+25°C	V _{DD} = 5V ⁽⁵⁾ Regulator Enabled					
		100	240	μA	+85°C	1 regulator Eriableu					

- **Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).
 - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

Work around

None.

Ī	А3	В1	В3	В5	C1	С3	C5	C6	
I	Χ								

7. Module: Ultra Low-Power Sleep

7.1 Entering Ultra Low-Power Sleep mode, by setting RETEN = 0 and SRETEN = 1, will cause the part to not be programmable through ICSP™. This issue occurs when the RETEN fuse bit in CONFIG1L<0> is cleared to '0', the SRETEN bit in the WDTCON register is set to '1' and a SLEEP instruction is executed. This happens within the first 350 µs of code execution or whenever the above Sleep mode is entered and MCLR is disabled. Discontinue use of the MCLR disabled RG5 mode if ICSP™ reprogramming is necessary.

Work around

Use normal Sleep and Low-Power Sleep modes only, or on any Reset, ensure that at least $350~\mu s$ passes before executing a SLEEP instruction when ULP is enabled. To ensure the Ultra Low- Power Sleep mode is not enabled, the RETEN fuse bit in CONFIG1L<0> should be set to a '1', and the SRETEN bit in the WDTCON register should be cleared to a '0'. The following code can be used:

EXAMPLE 2: ULTRA LOW-POWER SLEEP WORK AROUND

//This will ensure the RETEN fuse is set
to 1
#pragma config RETEN = OFF
//This will ensure the SRETEN bit is 0
WDTCONbits.SRETEN = 0;

If the Ultra Low-Power Sleep mode is needed, then the user must ensure that the minimum time, before the first SLEEP instruction is executed, is greater than 350 μ s.

Affected Silicon Revisions

-	43	В1	В3	В5	C1	С3	C5	C6	
	X	Χ			Χ				

7.2 Using the WDT to exit Ultra Low-Power Sleep mode when VDD>4.5V can cause the part to enter a Reset state that requires a POR to exit. The issue occurs when the RETEN fuse bit in CONFIG1L<0> is cleared to '0', the SRETEN bit in the WDTCON register is set to '1', VDD>4.5V. Upon entering the failure state, the device ceases to respond to MCLR events and will only exit the Reset state upon experiencing a POR.

Work around

Do not use the Ultra Low-Power Sleep mode with VDD above 4.5V.

А3	В1	В3	B5	C1	СЗ	C5	C6	
Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	

8. Module: Resets (BOR)

An unexpected Reset may occur if the Brown-out Reset (BOR) module is disabled, and then re-enabled when the High/Low-Voltage Detection (HLVD) module is not enabled (HLVDCON<4> = 0). This issue affects BOR modes: BOREN<1:0> = 10 and BOREN<1:0> = 01. In both of these modes, if the BOR module is re-enabled while the device is active, unexpected Resets may be generated.

Work around

If BOR is required, and power consumption is not an issue, use BOREN<1:0> = 11. For BOREN<1:0> = 10 mode, either switch to BOREN<1:0> = 11 mode or enable the HLVD (HLVDCON<4> = 1) prior to entering Sleep. If power consumption is an issue and low power is desired, do not use BOREN<1:0> = 10 mode. Instead, use BOREN<1:0> = 01 and follow the steps below when entering and exiting Sleep.

 Disable BOR by clearing SBOREN (RCON<6> = 0).

WDTCONbits.SBOREN = 0;

2. Enter Sleep mode (if desired).

Sleep();

 After exiting Sleep mode (if entered), enable the HLVD (HLVDCON<4> = 1).

HLVDCONbits.HLVDEN = 1;

4. Wait for the internal reference voltage (TIRVST) to stabilize (typically 25 μ s).

while (!HLVDCONbits.IRVST);

 Re-enable BOR by setting SBOREN (RCON<6> = 1).

WDTCONbits.SBOREN = 1;

6. Disable the HLVD by clearing HLVDEN (HLVDCON<4> = 0).

HLVDCONbits.HLVDEN = 0;

Affected Silicon Revisions

А3	В1	В3	В5	C1	C3	C5	C6	
Х	Х	Х	Χ	Х	X	Χ	Х	

9. Module: RG5 Pin

RG5 will cause excess pin leakage whenever it is driven low. When RG5 is held at 0V, the pin will typically source an additional 160 μA of current.

Work around

In power-sensitive applications, using RG5 as an input, ensure that any input attached to this pin Idles high.

Affected Silicon Revisions

А3	В1	В3	B5	C1	C3	C5	C6	
	Χ							

10. Module: External Memory Bus (EMB)

The CE signal will not be extended properly if Wait states are used. The duration of the CE signal will remain 0 TcY despite the setting in MEMCON<5:4>.

Work around

None

Affected Silicon Revisions

А3	В1	В3	B5	C1	C3	C5	C6	
Χ	Χ	Х		Χ	Х			

11. Module: Primary Oscillator (XT Mode)

On some parts, using the XT oscillator at the top end of its specified frequency range (3.0-4.0 MHz) may cause the part to cease driving the oscillator.

Work around

Use XT mode only for frequencies lower than 3.0 MHz.

Use HS mode if frequencies greater than 3.0 MHz on a crystal oscillator are required.

A1	B1	В3	B5	C1	C3	C5	C6	
Χ	Χ	Х		Χ	Χ			

12. Module: Timer1/3/5/7

When Timer1, Timer3, Timer5 or Tmer7 is operated in Asynchronous External Input mode, unexpected interrupt flag generation may occur if an external clock edge arrives too soon following a firmware write to the TMRxH:TMRxL registers. An unexpected interrupt flag event may also occur when enabling the module or switching from Synchronous to Asynchronous mode.

Work around

This issue only applies when operating the timer in Asynchronous mode. Whenever possible, operate the timer module in Synchronous mode to avoid spurious timer interrupts.

If Asynchronous mode must be used in the application, potential strategies to mitigate the issue may include any of the following:

- Design the firmware so it does not rely on the TMRxIF flag or keep the respective interrupt disabled. The timer still counts normally and does not reset to 0x0000 when the spurious interrupt flag event is generated.
- Design the firmware so that it does not write to the TMRxH:TMRxL registers or does not periodically disable/enable the timer, or switch modes. Reading from the timer does not trigger the spurious interrupt flag events.
- If the firmware must use the timer interrupts and must write to the timer (or disable/enable, or mode switch the timer), implement code to suppress the spurious interrupt event, should it occur. This can be achieved by following the process shown in Example 3.

EXAMPLE 3: ASYNCHRONOUS TIMER MODE WORK AROUND TO AVOID SPURIOUS INTERRUPT

```
/Timer1 update procedure in asynchronous mode
//The code below uses Timer1 as example
T1CONbits.TMR1ON = 0;
                              //Stop timer from incrementing
PIE1bits.TMR1IE = 0;
                              //Temporarily disable Timer1 interrupt vectoring
TMR1H = 0x00;
                              //Update timer value
TMR1L = 0x00;
T1CONbits.TMR1ON = 1;
                              //Turn on timer
//Now wait at least two full T1CKI periods + 2T_{
m CY} before re-enabling Timer1 interrupts.
^{\prime}/Depending upon clock edge timing relative to TMR1H/TMR1L firmware write operation,
^{\prime}/a spurious TMR1IF flag event may sometimes assert. If this happens, to suppress
//the actual interrupt vectoring, the TMR1IE bit should be kept clear until
//after the "window of opportunity" (for the spurious interrupt flag event has passed).
//After the window is passed, no further spurious interrupts occur, at least
//until the next timer write (or mode switch/enable event).
while (TMR1L < 0 \times 02);
                              //Wait for 2 timer increments more than the Updated Timer
                              //value (indicating more than 2 full T1CKI clock periods elapsed)
NOP();
                              //Wait two more instruction cycles
NOP();
PIR1bits.TMR1IF = 0;
                              //Clear TMR1IF flag, in case it was spuriously set
PIE1bits.TMR1IE = 1;
                              //Now re-enable interrupt vectoring for timer 1
```

A 1	В1	В3	B5	C1	C3	C5	C6	
X	Х	Х		X	Х	Х		

13. Module: MSSP1

 $\ensuremath{\mathsf{MSSP1}}$ SPI Slave samples SDI on rising and falling edges of SCK.

The MSSP1 SPI in Slave mode improperly samples the SDI data input on both the rising and falling edges of the SCK clock input. This results in unexpected receive data.

Work around

Use MSSP2 for slave SPI operation.

А3								
	Χ	Χ	Χ	Χ	Χ	Χ	Х	

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS30009960**F**):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

None.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev P Document (12/2018)

Data Sheet Clarifications: Removed data sheet corrections.

Rev N Document (01/2017)

Data Sheet Clarifications: Added Module 7 – DC Characteristic (Comparator Specifications). Other minor corrections.

Rev M Document (9/2016)

Added silicon issue 13 (MSSP1).

Rev L Document (7/2015)

Added silicon revision B5; Other minor corrections.

Rev K Document (03/2015)

Added silicon revision C6; Other minor corrections.

Added Module 12. Timer1/3/5/7

Data Sheet Clarifications: added Module 6.

Rev J Document (9/2014)

Added silicon revision C5.

Rev H Document (9/2014)

Added Module 7.2; Other minor corrections.

Rev G Document (3/2014)

Data Sheet Clarifications: Added Module 5; Other minor corrections.

Rev F Document (12/2013)

Added silicon issues 1.2 (Analog-to-Digital Converter) and 11 (Primary Oscillator - XT Mode); Other minor corrections.

Rev E Document (10/2012)

Added MPLAB X IDE; Added Silicon Revision C3.

Data Sheet Clarifications: Added Module 4, DC Characteristics (Input Low Voltage and Input High Voltage).

Rev D Document (2/2012)

Added silicon issue 10 (External Memory Bus – EMB). Added data sheet clarifications 2 (Voltage Regulator Pins – ENVREG and VCAP/VDDCORE) and 3 (DC Characteristics – Injection Current).

Rev C Document (4/2011)

Added silicon issues 7 (Ultra Low-Power Sleep), 8 (Resets – BOR) and 9 (RG5 Pin). Removed data sheet clarifications 1-3 (Voltage Regulator Pins – ENVREG and VCAP/VDDCORE). Added data sheet clarification 1 (Electrical Characteristics).

Rev B Document (12/2010)

Removed silicon issue 2 (Brown-out Reset). Changes were made to silicon issue 3 (HLVD). Added silicon issues 4 (ECCP), 5 (EUSART) and 6 (IPD and IDD).

Rev A Document (6/2010)

Initial release of this document. Silicon issues 1 (A/D), 2 (BOR), 3 (HLVD) and 4 (Ports).

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net. PICkit, PICtail, PowerSmart, PureSilicon. QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-3953-0



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com
Atlanta

Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455 Austin, TX

Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087

Fax: 774-760-0088 Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC

Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 **China - Xian** Tel: 86-29-8833-7252

China - Xiamen

Tel: 86-592-2388138 **China - Zhuhai** Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820