

---

# Single-Wire and I<sup>2</sup>C Interfaces Seamless Debugging Using Saleae Logic Analyzer

---

## ATSHA204A, ATECC108A, and ATECC508A

### Prerequisites

---

- Hardware Prerequisites
  - Atmel® AT88CK490 or AT88CK590 Demo-Evaluation Board or Atmel AT88CK101-() Kit
  - Saleae Logic Analyzer
- Software Prerequisites
  - Atmel Crypto Evaluation Studio (ACES)

### Introduction

---

The purpose of this document is to help the user gain a better understanding of how to use the Atmel CryptoAuthentication™ ATSHA204A, ATECC108A, and ATECC508A devices (crypto device) with the Saleae Logic Analyzer. The Saleae Logic Analyzer is a powerful tool to debug and evaluate the commands coming to and from these devices. The tool supports both the standard I<sup>2</sup>C and the Atmel Single-Wire Interface (SWI) protocols.

The goal of this application note is to:

- Understand the bus interfaces of the crypto device using the Saleae Logic Analyzer.
- Develop and debug with the crypto device using the Saleae Logic Analyzer.

### Summary


---

The Saleae Logic Analyzer provides an in depth tool to quickly develop and debug integration of the crypto device into a customer's system. The bus decoding allows for easy understanding of all bus traffic to the crypto device. By reducing the development time, the Saleae Logic Analyzer greatly reduces the cost of adding the crypto device.

## 1. Saleae Logic Analyzer

On load of the analyzer, either 8 or 16 channels will display depending on the analyzer used. Protocol specific settings are located on the far right under the heading, **Analyzers**.

**Figure 1-1. Channels and Protocol Settings**



The crypto device supports either a Single-Wire Interface (SWI) or I<sup>2</sup>C Interface depending on the P/N.

- SWI — Supported through the use of a DLL library. Use version 1.1.16 or greater. This version comes with support on Win, LNX, and IOS.
- I<sup>2</sup>C — Supported by the use of the built-in I<sup>2</sup>C interface that is included in the Saleae download.

## 2. Single-Wire Interface (SWI)


Use the SWI DLL library version 1.1.16 or greater.

1. Copy the DLL into the Saleae LLC\Analyzers directory on the user's PC. Once the driver has been copied to the correct folder, the Atmel SWI option will appear and be listed in the **Analyzer** drop-down options.

The SWI Analyzer has three display modes:

- Token
- Byte
- Packet (as described in the datasheet)


Figure 2-1. Atmel SWI Option



2. Select the **Atmel SWI Analyzer** from the list.
3. After selecting **Atmel SWI Analyzer**, rename the channel when prompted,
4. Select the **Falling Edge Trigger** option and start sampling. Using ACES, select a command and send it to the device. For an overview of the ACES tool, please see "Using ACES Application Note". This will cause the bus to become active and the Analyzer will trigger on the first falling edge and data line.

In the screen shot below, the Wake command has been captured followed by Wake Status Read. The Wake command is a special token designed to wake the device and reset the watchdog timer.

Figure 2-2. Wake Command Followed by Wake Status Read




- A Logic 1 is one low bit followed by six high bits.
- A Logic 0 is one low bit followed by one high bit, then by one low bit, and then by four high bits.


The screenshot displays the Saleae Logic software interface. At the top, the title bar reads "Saleae Logic 1.1.15 - [Connected] - [24 MHz, 50 M Samples]". Below the title bar, there are controls for "50 M Samples", "24 MHz", and a "Start" button. The main workspace shows a captured signal on "Channel 1". The signal consists of a series of pulses, with labels "Token Zero" and "Token One" indicating specific events. Time intervals are marked above the signal: "0.0 ms", "0.1 ms", "0.2 ms", and "0.3 ms". On the left sidebar, the signal source is identified as "0 - SW1 SWA". On the right sidebar, the "Measurements" section shows "Width: ###", "Period: ###", "Frequency: ###", "T1: ###", "T2: ###", and "T1 - T2 = ###". The "Analyzers" section shows "Atmel SW1".

The diagram illustrates a 64-bit bus architecture. It features a long horizontal bar representing the bus, divided into sections. The first section on the left is labeled '3 -' and contains a small icon of a person. The main body of the bus is divided into two large sections. The left section is labeled '0x88' and contains eight vertical bars, each with a small '0' and a '1' next to it. The right section is labeled '0x04' and contains four vertical bars, each with a small '0' and a '1' next to it. The bus is shown with a 64-bit width, indicated by the '64' in the top left corner.

**Figure 2-5. Bytes**



**Figure 2-6. Packets**




### 3. I<sup>2</sup>C Interface

The crypto device supports an I<sup>2</sup>C interface that is directly supported by the Saleae tool.


1. To configure the Analyzer for I<sup>2</sup>C, select the **I2C** option from the Analyzer drop-down list and follow the configuration guide.

**Figure 3-1. I2C Analyzer Option**



2. Select the clock and data channels that will be used for the I2C bus. Different encoding options can also be selected. The crypto device uses the default 8-bit encoding.


**Figure 3-2. Clock and Data Channels**






- Next, the **Update Channel Names** dialog box will be prompted to rename the channels to reflect SCL and SDA. This is an optional step, but helps when analyzing more than one bus at a time.

**Figure 3-3. Update Channel Names**




- Now that the analyzer is configured, set-up the trigger settings. The Saleae has a One Shot trigger that can be triggered on either the falling or rising edge of the SCL channel. The bus is normally held high; therefore, setting a falling edge trigger is recommended.

**Figure 3-4. Trigger Settings**




- Once the analyzer has been started, execute a command in order to generate data on the bus.

**Figure 3-5. Execute a Command**



After the Analyzer has been triggered, it will collect the waveform information and display it in the viewer. The first token shown is the ATSHA204 Wake.

**Figure 3-6. First Token — ATSHA204 Wake**




The Wake command is a special command that is required to wake-up the device. The command consists of a I<sup>2</sup>C Start event followed by a long period of Logic 0 on the SDA line, then followed a Stop event.

**Figure 3-7. Wake Command**




After a Wake command, an optional Read can be performed to read the status of the crypto device as shown in the waveform below. After the Read command is issued, the device will send four bytes of data (1-count, 1-data, and 2-CRC).

Figure 3-8. Read Waveform



The Saleae tool supports a variety of display options for the I<sup>2</sup>C interface including Binary, Hex, and ASCII to help quickly and easily evaluate the data. It can be selected by clicking the **Configuration** button next to the analyzer of interest on the right.

Figure 3-9. Display Options



4. Revision History

Doc. Rev.	Date	Comments
8847B	08/2015	Updated for ATSHA204A, ATECC108A, and ATECC508A devices.
8847A	01/2013	Initial document release.



