

dsPIC33CK512MP608 Family Silicon Errata and Data Sheet Clarification

The dsPIC33CK512MP608 family devices that you have received conform functionally to the current Device Data Sheet (DS70005452C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).


The errata described in this document will be addressed in future revisions of the dsPIC33CK512MP608 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**A0**).

Data Sheet clarifications and corrections start on [page 5](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select *Programmer > Reconnect*.
 - b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ().
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various dsPIC33CK512MP608 silicon revisions are shown in [Table 1](#).

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision	Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision
		A0			A0
dsPIC33CK512MP608	0x9F54	0x0001	dsPIC33CK512MP308	0x9F14	0x0001
dsPIC33CK512MP606	0x9F53		dsPIC33CK512MP306	0x9F13	
dsPIC33CK512MP605	0x9F52		dsPIC33CK512MP305	0x9F12	
dsPIC33CK256MP608	0x9F44		dsPIC33CK256MP308	0x9F04	
dsPIC33CK256MP606	0x9F43		dsPIC33CK256MP306	0x9F03	
dsPIC33CK256MP605	0x9F42		dsPIC33CK256MP305	0x9F02	

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

dsPIC33CK512MP608

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions ⁽¹⁾
				A0
I2C	Idle	1.	Address cannot be received in Idle mode.	X
CPU	DIV.SD Instruction	2.	Overflow bit is not getting set when an overflow occurs.	X
PWM	Time Base Capture	3.	PWM Capture Status (CAP) flag will not set again under certain conditions.	X
MCCP	Timer Interrupt	4.	Timer interrupt not working in Capture mode.	X
I2C	Collision Detection	5.	Bus collision is not detected during Host reception if there is a Start/Stop condition.	X
I2C	Client Mode	6.	Unexpected Client interrupt if there is a Stop bit in the 9th clock, followed by a Start bit.	X
I2C	Client Mode	7.	When data hold is enabled and software sends a NACK, a Client interrupt is asserted if there are more bytes on the bus.	X
ADC	Differential-Mode	8.	Errors may occur when enabling Differential-mode when F _{SRC} is greater than 50 MHz.	X
Reset	BOR	9.	BOR may stop functioning when V _{DD} drops into the window between the BOR level and BOR-25 mV.	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A0**).

1. Module: I²C

In Client mode, an address cannot be received when the device is in Idle and the module is set for discontinue in Idle (I2CSIDL = 1).

Work around

None.

Affected Silicon Revisions

A0								
X								

2. Module: CPU

When using the Signed 32/16-bit Division instruction, DIV.SD, the Overflow bit may not always get set when an overflow occurs.

Work around

Test for and handle overflow conditions outside of the DIV.SD instruction.

Affected Silicon Revisions

A0								
X								

3. Module: PWM

When using a PWM Control Input (PCI) to trigger a time base capture, the Capture Status flag, CAP (PGxSTAT[5]), may not set again under certain conditions. When a subsequent PWM capture event occurs while, or just after, reading the current capture value from the PGxCAP register, the Capture Status flag, CAP, will not set again.

Work around

Read the PWM Generator Capture (PGxCAP, x = 1 to 8) register at a known time to avoid the condition. The timing of the PGxCAP read operation can be scheduled by using the PWM Generator x (1-8) interrupt or any of the six PWM Event (A-F) interrupts corresponding to the PCI event, which triggered the time base capture. Read the PGxCAP value after the CAP bit has set within the interrupt.

Affected Silicon Revisions

A0								
X								

4. Module: MCCP

The CCP Timer Interrupt, _CCTxInterrupt, may not occur in Capture mode (CCSEL = 1) with the timer time base prescale set to anything other than zero (TMRPS[1:0] ≠ 0).

Work around

None.

Affected Silicon Revisions

A0								
X								

dsPIC33CK512MP608

5. Module: I²C

Bus collision detection can fail during a Start/Stop condition when a Host is receiving data from a Client. This condition can occur in a noisy environment or hot swapping I²C.

Work around

None.

Affected Silicon Revisions

A0								
X								

6. Module: I²C

An unexpected Client interrupt will occur if the Host sends a NACK and a Stop bit, followed by a Start bit in the ACK phase (9th clock) during Client transmit.

Work around

Software should ignore the Client interrupt that is asserted after sending a NACK.

Affected Silicon Revisions

A0								
X								

7. Module: I²C

In Client mode with DHEN = 1 (Data Hold Enable), if software sends a NACK, the Client interrupt is asserted if there are any bytes on the bus.

Work around

Software should ignore the Client interrupt that is asserted after sending a NACK.

Affected Silicon Revisions

A0								
X								

8. Module: ADC

When operating ADC with an Input Frequency (F_{SRC}) above 50 MHz, conversion errors may occur when enabling Differential-mode ($DIFFx = 1$).

Work around

During initialization of the ADC to write the ADMODxL/H registers, use a slower input frequency of 50 MHz or less. After completion of the first conversion of each channel in Differential-mode, Input Frequency, F_{SRC} , can be increased to the maximum specified in the "Electrical Characteristics" section of the device data sheet.

Affected Silicon Revisions

A0								
X								

9. Module: Reset

After startup, if V_{DD} decreases to a value between VBOR-25mV and VBOR, the BOR may unintentionally disable. The device may incorrectly operate down to 1.8V. However, while operating at a V_{DD} between 3-3.6V, the device will operate as expected. A tristate IO can be used to observe this behavior. The VBOR specification is listed in the "Electrical Characteristics" section of the device data sheet.

Work around

An external voltage monitor IC may be used as a workaround. MCP111-300E and similar devices are recommended for this purpose.

Affected Silicon Revisions

A0								
X								

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70005452C):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Flash Program Memory

The following section and table have been added to **Section 5.5 Flash OTP by ICSP™ Write Inhibit**:

5.5.1 Activating Flash OTP by ICSP Write Inhibit

Caution: It is not possible to deactivate ICSP Write Inhibit.

ICSP Write Inhibit is activated by executing a pair of NVMCON double-word programming commands to save two 16-bit activation values in the configuration memory space. The target NVM addresses and values required for activation are shown in [Table 5-1](#). Once both addresses contain their activation values, ICSP Write Inhibit will take permanent effect on the next device Reset.

Only the lower 16 data bits stored at the activation addresses are evaluated; the upper eight bits and second 24-bit word written by the double-word programming should be written as '0's. The addresses can be programmed in any order and also during separate ICSP/Enhanced ICSP/RTSP sessions, but any attempt to program an incorrect 16-bit value or use a row programming operation to program the values will be aborted without altering the existing data.

5-1. ICSP Write Inhibit Activation Addresses and Data

	Configuration Memory Address	ICSP™ Write Inhibit Activation Value
Write Lock 1	0x801034	0x006D63
Write Lock 2	0x801038	0x006870

2. Module: I/O Ports

In [Table 8-5](#), the following rows have been added, as shown in **bold**.

Table 8-5. Remappable Output Pin Registers

Register	RP Pin	I/O Port
RPOR18[5:0]	RP68	Port Pin RD4
RPOR18[13:8]	RP69	Port Pin RD5
RPOR19[13:8]	RP71	Port Pin RD7
RPOR20[5:0]	RP72	Port Pin RD8
RPOR20[13:8]	RP73	Port Pin RD9
RPOR21[5:0]	RP74	Port Pin RD10
RPOR21[13:8]	RP75	Port Pin RD11
RPOR22[5:0]	RP76	Port Pin RD12
RPOR22[13:8]	RP77	Port Pin RD13
RPOR23[5:0]	RP78	Port Pin RD14
RPOR23[13:8]	RP79	Port Pin RD15
RPOR24[5:0]	RP176	Virtual Pin RPV0
RPOR24[13:8]	RP177	Virtual Pin RPV1
RPOR25[5:0]	RP178	Virtual Pin RPV2
RPOR25[13:8]	RP179	Virtual Pin RPV3
RPOR26[5:0]	RP180	Virtual Pin RPV4
RPOR26[13:8]	RP181	Virtual Pin RPV5

dsPIC33CK512MP608

3. Module: I/O Ports

In [Table 8-6](#), the following rows have been added.

Table 8-6. Output Selection for Remappable Pins (RPn)

Function	RPnR[5:0]	Output Name
MCCP9B	51	RPn tied to MCCP9B output
MCCP9C	52	RPn tied to MCCP9C output
MCCP9D	53	RPn tied to MCCP9D output
MCCP9E	54	RPn tied to MCCP9E output
MCCP9F	55	RPn tied to MCCP9F output
CLC3OUT	59	RPn tied to CLC3 Output
CLC4OUT	60	RPn tied to CLC4 Output
U1DTR	61	Data Terminal Ready Output 1
U2DTR	62	Data Terminal Ready Output 2
U3DTR	63	Data Terminal Ready Output 3

4. Module: Direct Memory Access (DMA) Controller

In [Table 10-1](#), the following corrections and additions have been added, as shown in **bold**.

Table 10-1. DMA Channel Trigger Sources

CHSEL[6:0]	Trigger (Interrupt)	CHSEL[6:0]	Trigger (Interrupt)	CHSEL[6:0]	Trigger (Interrupt)
19h	PWM Event A	3Fh	ADC Done AN23	64h	SI2C3 – I2C3 Client Event
1Bh	PWM Event B	40h	AD1FLTR1 – Oversample Filter 1	65h	MI2C3 – I2C3 Host Event
1Ch	PWM Generator 1	41h	AD1FLTR2 – Oversample Filter 2	66h	SPI3 – Fault Interrupt
1Dh	PWM Generator 2	42h	AD1FLTR3 – Oversample Filter 3	67h	MCCP9
1Eh	PWM Generator 3	43h	AD1FLTR4 – Oversample Filter 4	68h	UART3 Receiver
1Fh	PWM Generator 4	44h	CLC1 Positive Edge Interrupt	69h	UART3 Transmitter
20h	PWM Generator 5	45h	CLC2 Positive Edge Interrupt	6Ah	ADC Done AN24
21h	PWM Generator 6	46h	SPI1 – Fault Interrupt	6Bh	ADC Done AN25
22h	PWM Generator 7	47h	SPI2 – Fault Interrupt	6Ch	PMP Event
23h	PWM Generator 8	48h	ADC Done AN26	6Dh	PMP Error
24h	PWM Event C	49h	ADC Done AN27	6Eh-7Fh	(Reserved, do not use)

5. Module: Controller Area Network Flexible Data Rate (CAN FD) Modules

Corrected the CLKSEL bit description in the C1CONL register, as shown in **bold**.

Bit 7 — CLKSEL Module Clock Source Select bit

Value	Description
1	Auxiliary clock is active when module is enabled
0	CAN clock is active when module is enabled

6. Module: High-Resolution PWM with Fine Edge Placement

In registers PGxFFPCIL, PGxCLPCIL and PGxFFPCIL, the bit value description for Bits 4:0 – PSS[4:0] PCI Source Selection bits has been changed to 11110 = CLC2.

7. Module: High-Speed, 12-Bit Analog-to-Digital Converter

Adds the following missing register definitions to the ADC Register Summary:

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x0B96	ADTRIG5H	15:8				TRGSRC23[4:0]				
		7:0				TRGSRC22[4:0]				
0x0B98	ADTRIG6L	15:8				TRGSRC25[4:0]				
		7:0				TRGSRC24[4:0]				
0x0B9A	ADTRIG6H	15:8				TRGSRC27[4:0]				
		7:0				TRGSRC26[4:0]				
0x0B9C ... 0x0B9F	Reserved									

8. Module: Electrical Characteristics

In Table 33-26, the Internal FRC Accuracy Temperature Range has been changed as shown in **bold**.

Table 33-26. Internal FRC Accuracy

Param No.	Characteristic	Min.	Max.	Units	Conditions
F20a	FRC	-2 ⁽²⁾	+2	%	-40°C ≤ TA ≤ -5°C
		-1.5	+1.5	%	-5°C ≤ TA ≤ +85°C
		-2	+2	%	+85°C ≤ TA ≤ +125°C

9. Module: Electrical Characteristics

In Table 33-10, the following corrections have been made as shown in **bold**.

Table 33-10. DC Characteristics: Watchdog Timer Delta Current (ΔI_{WDT})⁽¹⁾

DC Characteristics	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)				
	Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Parameter No.	Typ.	Max.	Units	Conditions	
DC61c	130	300	μA	-40°C	3.3V
DC61b	125	600	μA	+25°C	
DC61a	125	600	μA	+85°C	
DC61d	100	3100	μA	+125°C	
Note:					
1. The ΔI_{WDT} current is the additional current consumed when the module is enabled. This includes the LPRC/BFRC clock source current. This current should be added to the base IPD current. All parameters are characterized but not tested during manufacturing.					

dsPIC33CK512MP608

10. Module: Special Features

Corrected the RCLKSEL bit description in the FWDT Configuration Register, as shown in **bold**.

Bits 6:5 – RCLKSEL[1:0] Watchdog Timer Clock Select bits

Value	Description
11	LPRC Clock
10	FRC Clock
01	Peripheral Clock
00	Reserved

11. Module: Product Identification System

In the Product Identification System, the 6MX package has been changed to M7.


12. Module: Packaging Information

In Packaging Information, the 6MX drawings have been replaced with M7 drawings as shown below.

dsPIC33CK512MP608

48-Lead Very Thin Plastic Quad Flat, No Lead Package (M7) - 6x6 mm Body [VQFN] With 4.1x4.1 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-504-M7 Rev B Sheet 1 of 2

dsPIC33CK512MP608

48-Lead Very Thin Plastic Quad Flat, No Lead Package (M7) - 6x6 mm Body [VQFN] With 4.1x4.1 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Terminals	N	48		
Pitch	e	0.40 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.00	4.10	4.20
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	4.00	4.10	4.20
Exposed Pad Corner Chamfer	CH	0.35 REF		
Terminal Width	b	0.15	0.20	0.25
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K	0.55 REF		
Wettable Flank Step Length	D3	-	-	0.085
Wettable Flank Step Height	A4	0.10	-	0.19

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-504-M7 Rev B Sheet 2 of 2

dsPIC33CK512MP608

48-Lead Very Thin Plastic Quad Flat, No Lead Package (M7) - 6x6 mm Body [VQFN] With 4.1x4.1 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.40 BSC		
Optional Center Pad Width	X2			4.20
Optional Center Pad Length	Y2			4.20
Contact Pad Spacing	C1		5.90	
Contact Pad Spacing	C2		5.90	
Contact Pad Width (X48)	X1			0.20
Contact Pad Length (X48)	Y1			0.85
Contact Pad to Center Pad (X48)	G1	0.20		
Contact Pad to Contact Pad (X44)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2504-M7 Rev B

dsPIC33CK512MP608

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (7/2021)

Initial version of this document; issued for revision A0.

Rev B Document (1/2022)

Updated data sheet references to current revision C.

Rev C Document (1/2024)

Added silicon issue 9 ([Reset](#)).

Added data sheet clarifications 1 ([Flash Program Memory](#)), 2 ([I/O Ports](#)), 3 ([I/O Ports](#)), 4 ([Direct Memory Access \(DMA\) Controller](#)), 5 ([Controller Area Network Flexible Data Rate \(CAN FD\) Modules](#)), 6 ([I2C](#)), 7 ([I2C](#)), 8 ([Electrical Characteristics](#)), 9 ([Electrical Characteristics](#)), 10 ([Special Features](#)), 11 ([Product Identification System](#)), and 12 ([Packaging Information](#)).

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGA, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PKit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3714-1



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd.

Chandler, AZ 85224-6199

Tel: 480-792-7200

Fax: 480-792-7277

Technical Support:

[http://www.microchip.com/
support](http://www.microchip.com/support)

Web Address:

www.microchip.com

Atlanta

Duluth, GA

Tel: 678-957-9614

Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA

Tel: 774-760-0087

Fax: 774-760-0088

Chicago

Itasca, IL

Tel: 630-285-0071

Fax: 630-285-0075

Dallas

Addison, TX

Tel: 972-818-7423

Fax: 972-818-2924

Detroit

Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN

Tel: 317-773-8323

Fax: 317-773-5453

Tel: 317-536-2380

Los Angeles

Mission Viejo, CA

Tel: 949-462-9523

Fax: 949-462-9608

Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110

Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980

Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney

Tel: 61-2-9868-6733

China - Beijing

Tel: 86-10-8569-7000

China - Chengdu

Tel: 86-28-8665-5511

China - Chongqing

Tel: 86-23-8980-9588

China - Dongguan

Tel: 86-769-8702-9880

China - Guangzhou

Tel: 86-20-8755-8029

China - Hangzhou

Tel: 86-571-8792-8115

China - Hong Kong SAR

Tel: 852-2943-5100

China - Nanjing

Tel: 86-25-8473-2460

China - Qingdao

Tel: 86-532-8502-7355

China - Shanghai

Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200

China - Suzhou

Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252

China - Xiamen

Tel: 86-592-2388138

China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444

India - New Delhi

Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880-3770

Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur

Tel: 60-3-7651-7906

Malaysia - Penang

Tel: 60-4-227-8870

Philippines - Manila

Tel: 63-2-634-9065

Singapore

Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366

Taiwan - Kaohsiung

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 886-2-2508-8600

Thailand - Bangkok

Tel: 66-2-694-1351

Vietnam - Ho Chi Minh

Tel: 84-28-5448-2100

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4485-5910

Fax: 45-4485-2829

Finland - Espoo

Tel: 358-9-4520-820

France - Paris

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-8931-9700

Germany - Haan

Tel: 49-2129-3766400

Germany - Heilbronn

Tel: 49-7131-72400

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Padova

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399

Fax: 31-416-690340

Norway - Trondheim

Tel: 47-7288-4388

Poland - Warsaw

Tel: 48-22-3325737

Romania - Bucharest

Tel: 40-21-407-87-50

Spain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden - Gothenberg

Tel: 46-31-704-60-40

Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham

Tel: 44-118-921-5800

Fax: 44-118-921-5820