

Core Independent Voltage Window Signal Detection Using a Single Comparator Technical Brief

Introduction

It is possible to find out whether a measured signal is below or above a certain value/reference using a single comparator. But, what if the desired interval is between two values, the undervoltage and overvoltage protection?

The most convenient and fastest solution is to use two comparators and two references. The results are analyzed to decide which of the three intervals houses the measured signal. Using an Analog-to-Digital Converter (ADC) and core post-processing will yield the same result, but the process is slower and dependent on core availability.

This technical brief presents an alternative method of implementing a core independent voltage window signal level detection (without software core supervision, as in the case of the ADC), using a single comparator and the Core Independent Peripherals (CIPs) of a PIC® microcontroller. For example, the method is used to implement an Undervoltage Protection (UVP) and Overvoltage Protection (OVP). The representation of the needed voltage window signal level between two thresholds is depicted in the figure below.

This solution has the advantage of using only CIPs. It does not need core usage, it is considerably faster than an ADC measurement, and it still provides all the configurability advantage for the user.

Figure 1. Voltage Window Interval of a Measured Signal





Table of Contents

Introduction	1
1. Detailed Description	3
2. Test Setup	5
3. Results	9
4. Conclusion.....	11
The Microchip Website.....	12
Product Change Notification Service.....	12
Customer Support.....	12
Microchip Devices Code Protection Feature.....	12
Legal Notice.....	13
Trademarks.....	13
Quality Management System.....	14
Worldwide Sales and Service.....	15

1. Detailed Description

The solution presented here uses a single comparator to convert the voltage level into a Pulse-Width Modulated (PWM) signal, with the help of the Programmable Ramp Generator (PRG) CIP as reference. The obtained signal is then used as two of the inputs to the Configurable Logic Cell (CLC) CIP configured as a four-input AND-OR that acts as a PWM signal comparator. The CLC has an output of logic '1', whenever an undervoltage or overvoltage event occurs and an output of logic '0', when the measured signal is in the desired interval. The output of the CLC is connected to the auto-shutdown of the Complementary Output Generator (COG) CIP, which in consequence will protect against OV and UV. The internal CIP connections are depicted in the figure below and the signals, in the figure following.


Figure 1-1. 1CMP Input UV and OV Protection Schematic



The intended usage of the solution is, in this case, an input undervoltage and overvoltage protection of a Switched Mode Power Supply (SMPS) control system implemented using CIPs, so other CIPs outside the needed ones will be referenced.

The comparator has as negative input, the measured voltage V_{IN} and as positive input, the PRG output signal configured as a sawtooth or triangular waveform. The output of the comparator converts the targeted measured voltage level as a duty cycle value to a PWM.

Figure 1-2. 1CMP Input UV and OV Protection Signals



The PRG triangular signal frequency dictates the comparator output signal period, so it can be considered as the sampling speed. The user has control over the slope, the rising and falling times, thus allowing them to decide on the sampling frequency and accepted magnitude of the measured voltage.

The Fixed Voltage Reference (FVR) is used to power the generated triangular wave.

The CLC is configured as an 'AND-OR' and acts as the PWM signals comparator. The output will go to logic '1' whether the monitored input voltage level is lower or higher than the desired limits and will remain as logic '0' when the voltage level is within the desired boundaries.

The first 'AND' has as inputs the PWM_C signal and CMP signal, so the output is generating a logic '1' only when the measured input voltage level is lower than the desired value. The second 'AND' has as inputs the negated CMP signal and PWM_B signal, so the output is generating a logic '1' only when the measured input voltage level is higher than the desired value.

PWM_C is used to set the desired minimum accepted input voltage level (UVP level, or the lower threshold reference) and is in sync with the comparator output PWM signal. The user can control the limit by changing the PWM_C duty cycle.

PWM_B is used to set the desired maximum accepted input voltage level (OVP level, or the higher threshold reference) and is also in sync with the comparator output PWM signal. The user can control the limit by changing the PWM_B duty cycle.

2. Test Setup

The following are used to test this function:


- One PICDEM™ LAB II board (or a prototyping board)
- One PIC16F1779 (any PIC16F176X/7X can be used as well)
- One potentiometer to simulate the variable input voltage, wires, MPLAB® PICKIT™ 4 (any other PIC device programmer will work)
- One oscilloscope to verify the signals

The software used at the time of the tests are:

- MPLAB® X IDE v5.15
- MPLAB® Code Configurator v3.75
- MPLAB® XC8 compiler v2.05

The following figure depicts the test setup, where V_{DD} and GND are provided by PICKIT 4. To power the board from the PICKIT 4, right click on the current project, followed by Properties/PICKIT 4/Option categories: Power, and check the box '**Power target circuit from PICKIT 4**', then select **OK**.

Figure 2-1. Test Setup



The configurations are set using the MPLAB Code Configurator plug-in from MPLAB X with minor code intervention to start the PRG. After the configuration is done, the functions work independently of any core intervention.

PIC MCU Configurations:

- System module: System clock select – F_{OSC}, Internal Clock – 8 MHz_HF, PLL Enable

CIPs used:

- **TMR2**: Clock source – F_{OSC}/4, time period – 2 us (500 kHz switching frequency) – decides the SMPS switching frequency.
- **COG1**: Mode – Half-Bridge; Clock source – F_{OSC}; COGA PIN Steering – waveform; COGB PIN Steering – waveform; Rising event PWM3 – level trigger; Falling event PWM3 – level trigger; PWM3 low-to-high transition triggers the rising event of the COG and the high-to-low transition triggers the falling event, the dead-band delay set in the demo is 812.5 ns - this is the value that is used to control the high threshold and the low threshold, so the value must be adjusted according to the user's needs.
- **FVR**: FVR_buffer1 and FVR_buffer2 – 4x; 4.096V is used as the PRG source.
- **PRG**: Ramp generating mode – alternating ramp generator; Voltage input source – FVR_buffer1; Slope rate – 2.5V/us; Ramp rising timing source – PWM3_output/level sensitive/active_high, Ramp falling timing source – PWM3_output/Level sensitive/active_low, PRG is configured as alternating ramp generator; Slope rate: 2.5V/us.
- **PWM3**: Select timer – Timer2, duty cycle 50%, used as start ramp rising, start ramp falling for PRG, and as a signal source for the COG.
- **CMP1**: Positive input – PRG1; Negative input – CIN4, the negative input is connected to the equivalent of the input voltage or the measured signal, and the positive input is connected the PRG output. The output of the comparator will represent a PWM signal with the duty cycle equivalent and proportional to the measured voltage level.
- **CLC1**: Mode – AND–OR; AND1 Input is C1_OUT negated and COG1A; AND2 input is C1_OUT and COG1B. The output of the CLC can be connected directly to the auto-shutdown of the COG used for the SMPS loop (it is advised that you check the COG auto-shutdown tab in MCC to see which CLC is accepted as input). To stop the device when there is irregular input, an interrupt routine can be implemented to deal with the system during protection. The output expression in a Boolean notation is:

$$CLC1_OUT = \overline{C1OUT} \cdot COG1A + COG1B \cdot C1OUT$$

- **OPA1**: Channel select: positive channel – PRG1_OUT and negative channel – 'anything' because is disabled; Set as 'Unity gain', this is used to monitor the internal PRG signal with the oscilloscope.

For more information on the CIPs see the PIC16F176X/7X product's data sheet.

The following figure depicts the MCC peripherals used, while the last figure shows the CLC connections made in MCC.

The lines of code added allow the PRG time to initialize and start when it is ready. The project example can be found in MPLAB® Xpress [here](#).

```
while (!PRG1_IsReady());
PRG1_StartRampGeneration();
```

Figure 2-2. Code and PIN Configurations





Figure 2-3. CLC Configuration



How to Set the Value of UV and OV

A number of variables must be taken in consideration to set the actual OV and UV level. First, the user must decide the input voltage divider, so the measured voltage is compatible with the sampling ramp maximum voltage. To calculate the PRG maximum reached voltage, use the equation below:

$$VPRG_{max} = PRG_{slope} \times (T2Period \div 2)$$

This equation is valid only when the PWM that starts and stops the ramp is set to 50% duty-cycle and is powered from Timer2. PRG must be configured as alternate ramp generator. With the $VPRG_{max}$ known, the user can select the voltage divider which is used in equations as a subunit constant 'k'.

Next, the user must calculate the value of duty cycle present on the output of the comparator when the desired limits are reached. To do so, use the equation below:

$$C1OUT_DC = (V_{IN} \times k) \div (VPRG_{max}) \times 100 \%$$

The value of the C1OUT_DC in UV condition (further used as DC_UV) and C1OUT_DC in OV condition (further used as DC_OV) will help calculate the dead-band delay necessary in COG1. The Dead-Band Rising (DBR) represents the OV limit and Dead-Band Falling (DBF), the UV limit. the desired values can be calculated using the equations below:

$$DBF = (T2Period \div 2) \times (1 - DC_{UV} \div 100)$$

$$DBR = (T2Period \div 2) \times (DC_{OV} \div 100)$$

Example

Vin: 7-20VDC

T2 period: 2us

PRG_{slope}: 2.5V/us

Using the first equation, the $VPRG_{max} = 2.5V$. This means that the measured input voltage must not exceed 2.5V. With V_{IN} from 7-20V let's set OV:21V and UV:6V, a voltage divider of at least 1:10 ($k = 0.1$) must be placed before the input pin, which means the UV level is at 0.6V and the OV level at 2.1V. Using the second equation, the $DC_{UV} = 24\%$ and $DC_{OV} = 84\%$.


Finally, the dead-band delay values can be obtained using the last two equations, $DBR = 840ns$ and $DBF = 760ns$.

3. Results

The following results were obtained using an oscilloscope to measure the required signals found at the pins depicted in [Figure 2.1](#) and [Figure 2.2](#). The results prove the correct functionality of the solution. Timer2 is the frequency source of the PWM3 and PWM3 is the rising and falling source for COG1 and PRG1. This provides synchronization between all the comparing signals.


The following figure depicts the comparator output resulting from the comparison between the input voltage (sampled voltage) and the PRG ramp (sampling signal).

Figure 3-1. Comparator Output Based on VIN




The following figure depicts the CLC1 output, when the measured input voltage is in the desired voltage window. For the SMPS application, this is equivalent with a safe input voltage operation.

Figure 3-2. Inside Voltage Window Operation




The following figure depicts the CLC1 output, when the measured input voltage is above the desired voltage window. For the SMPS application, this is equivalent with an input overvoltage detection.

Figure 3-3. Outside Voltage Window Operation OVP



The following figure depicts the CLC1 output, when the measured input voltage is below the desired voltage window. For the SMPS application, this is equivalent with an input undervoltage detection.

Figure 3-4. Outside Voltage Window Operation UVP



4. Conclusion

The solution presented in this technical brief solves the problem of voltage window detection by using a single comparator. The measured signal is converted into a PWM signal, where the duty cycle is equivalent to the voltage level and the threshold detection is implemented by the PWM signal comparison with logic cells.

The resulting function is faster than the ADC approach and does not need core supervision during the operation. It offers threshold configuration, change, and sampling speed selection.

The practical demonstration envisages a UVP and OVP example. This approach proves that the UV and OV protection function that usually needs two comparators and two voltage references can be implemented using a single comparator, if the designer transitions the comparison between four voltage signals into a comparison between four PWM signals.

The Microchip Website

Microchip provides online support via our website at <http://www.microchip.com/>. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to <http://www.microchip.com/pcn> and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestlC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-4666-8

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit <http://www.microchip.com/quality>.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address: http://www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820