



# dsPIC33FJ32MC202 to dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 Migration Guide

## TABLE OF CONTENTS

Introduction .....	1
Migration Considerations Summary .....	1
Package Migration Considerations .....	2
System Considerations .....	6
CPU Architecture and Instruction Set .....	7
Flash Memory .....	7
RTSP Programming .....	7
Data Memory .....	8
Power-up Timer .....	8
Oscillator Configuration .....	8
Phase-Locked Loop (PLL) .....	8
FRC and LPRC Accuracy .....	9
Interrupts .....	9
I/O Ports .....	9
Timers .....	10
Input Capture .....	10
Output Compare .....	10
PWM Module .....	10
QEI Module .....	10
SPI Module .....	11
I <sup>2</sup> C™ Module .....	11
UART Module .....	11
ADC Module .....	11
Comparator .....	12
RTCC Module .....	12
CTMU Module .....	12
Fault Pins (Class B Operation) .....	12
Configuration Words .....	12
Memory Protection .....	13
Electrical Characteristics .....	13

## INTRODUCTION

This section provides an overview of considerations for migrating from the dsPIC33FJ32MC202 motor control device to the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 families of motor control devices.

If you are undertaking this migration, it is recommended that you download the data sheets (see the Note) and errata documents for these devices from the Microchip web site ([www.microchip.com](http://www.microchip.com)).

The code developed for dsPIC33FJ32MC202 devices can be ported to dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices after making the appropriate changes outlined in this document.

**Note:** The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices have been designed to perform to the parameters specified in either the “dsPIC33FJ16MC101/102 Data Sheet” (DS70652) or the “PIC24FJ16MC101/102 Data Sheet” (DS39997), and have been tested to electrical specifications designed to determine their conformance with these parameters.

Due to manufacturing process differences, these devices may have different performance characteristics than their earlier versions. These differences may cause these devices to perform differently in your application than their earlier versions. For example, the user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or oscillator mode may be required.

## MIGRATION CONSIDERATIONS SUMMARY

This migration guide discusses enhancements, changes, and application considerations when migrating from the dsPIC33FJ32MC202 device to the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 families of devices.

Some key migration considerations of the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices are:

- Lower speed: 16 MIPS versus 40 MIPS
- Three additional Comparators
- Smaller Flash memory
- Less RAM: 1K versus 2K
- No 12-bit ADC module
- No voltage reference (VREF) inputs
- No QEI module
- One less IC
- Additional CTMU and RTCC modules
- High-accuracy LPRC and FRC oscillators
- No PWM pin state configuration initialization
- Simple security
- 4x Phase-Locked Loop (PLL) only

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

---

## PACKAGE MIGRATION CONSIDERATIONS

The key differences in the functionality of the pins for the 28-pin SPDIP, SOIC and SSOP packages, are listed in [Table 1](#).

- VREF+ and VREF- pins are only available in the dsPIC33FJ32MC202 device
- PGED2 and PGEC2 pins 21 and 22 in the dsPIC33FJ32MC202 device are located on pins 2 and 3 in the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- PGED3 and PGEC3 pins 14 and 15 in the dsPIC33FJ32MC202 device are located on pins 11 and 12 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- JTAG pins TCK, TDO, TDI and TMS are multiplexed on pins 17, 18, 21, 22 and are not available in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- PWM2H1/PWM2L1 pins are not present in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices, as PWM Generator 2 is not available in these devices
- Comparator inputs A, B, C, and D are located on pins 2, 3, 4, 5, 6, and 7 in the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 device has no comparators.
- CTMU External Edge Input 1 and 2 are multiplexed with pins 2 and 3 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 device has no CTMU.
- CTMU Timing Comparator Input is multiplexed with pin 4 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 device has no CTMU.
- CVREFIN Comparator Voltage Positive Reference Input is multiplexed on pin 5 along with CVREFOUT in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 has no comparator.
- Fault input pins  $\overline{\text{FLTA1}}$  and  $\overline{\text{FLTB1}}$  are fixed on pins 14 and 15 on dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. Fault pins are remappable in the dsPIC33FJ32MC202 device.
- SPI pins SCK1, SDO1, SDI1 are multiplexed on pins 16, 17, and 18 on dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. SPI pins are remappable in the dsPIC33FJ32MC202 device.
- RTCC output is multiplexed on pin 25 on dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 device has no RTCC.

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

**TABLE 1: 28-PIN SPDIP, SOIC, AND SSOP DEVICE DIFFERENCES**

Pin #	dsPIC33FJ32MC202 28-pin SPDIP, SOIC, SSOP	dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 28-pin SPDIP, SOIC, SSOP
1	MCLR	MCLR
2	AN0/VREF+/CN2/RA0	<b>PGED2</b> /AN0/ <b>C3INB</b> / <b>C1INA</b> /CTED1/CN2/RA0
3	AN1/VREF-/CN3/RA1	<b>PGEC2</b> /AN1/ <b>C3INA</b> / <b>C1INB</b> /CTED2/CN3/RA1
4	PGED1/AN2/C2IN-/RP0/CN4/RB0	PGED1/AN2/ <b>C2INA</b> / <b>C1INC</b> /RP0/CN4/RB0
5	PGEC1/AN3/C2IN+/RP1/CN5/RB1	PGEC1/AN3/ <b>CVREFIN</b> / <b>CVREFOUT</b> / <b>C2INB</b> / <b>C1IND</b> /RP1/CN5/RB1
6	AN4/RP2/CN6/RB2	AN4/ <b>C3INC</b> / <b>C2INC</b> /RP2/CN6/RB2
7	AN5/RP3/CN7/RB3	AN5/ <b>C3IND</b> / <b>C2IND</b> /RP3/CN7/RB3
8	Vss	Vss
9	OSC1/CLKI/CN30/RA2	OSCI/CLKI/CN30/RA2
10	OSC2/CLKO/CN29/RA3	OSCO/CLKO/CN29/RA3
11	SOSCI/RP4/CN1/RB4	<b>PGED3</b> /SOSCI/RP4/CN1/RB4
12	SOSCO/T1CK/CN0/RA4	<b>PGEC3</b> /SOSCO/T1CK/CN0/RA4
13	VDD	VDD
14	<b>PGED3</b> /ASDA1/RP5/CN27/RB5	<b>FLTB1</b> /ASDA1/RP5/CN27/RB5
15	<b>PGEC3</b> /ASCL1/RP6/CN24/RB6	<b>FLTA1</b> /ASCL1/RP6/CN24/RB6
16	INT0/RP7/CN23/RB7	<b>SCK1</b> /INT0/RP7/CN23/RB7
17	<b>TCK</b> /PWM2H1/SCL1/RP8/CN22/RB8	SCL1/ <b>SDO1</b> /RP8/CN22/RB8
18	<b>TDO</b> /PWM2L1/SDA1/RP9/CN21/RB9	SDA1/ <b>SDI1</b> /RP9/CN21/RB9
19	Vss	Vss
20	VCAP	VCAP
21	<b>PGED2</b> /TDI/PWM1H3/RP10/CN16/RB10	PWM1H3/RP10/CN16/RB10
22	<b>PGEC2</b> /TMS/PWM1L3/RP11/CN15/RB11	PWM1L3/RP11/CN15/RB11
23	PWM1H2/RP12/CN14/RB12	PWM1H2/RP12/CN14/RB12
24	PWM1L2/RP13/CN13/RB13	PWM1L2/RP13/CN13/RB13
25	PWM1H1/RP14/CN12/RB14	PWM1H1/ <b>RTCC</b> /RP14/CN12/RB14
26	PWM1L1/RP15/CN11/RB15	PWM1L1/RP15/CN11/RB15
27	AVss	AVss
28	AVDD	AVDD

**Legend:** Pin names shown in **Bold** type denote the key differences between the two device families.

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

---

The key differences in the functionality of the pins for the 28-pin QFN package, are also listed in [Table 2](#).

- PGED1/EMUD1 and PGEC1/EMUC1 are multiplexed on pins 1 and 2 in the dsPIC33FJ32MC202 device
- PGED2/EMUD2 and PGEC2/EMUC2 are multiplexed on pins 18 and 19 on PWM2H1/PWM2L1; PGED2 and PGEC2 are multiplexed on pins 27 and 28 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- PGED3/EMUD3 and PGEC3/EMUC3 are multiplexed on pins 11 and 12 on the dsPIC33FJ32MC202 device and are located on pins 8 and 9 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- JTAG pins TCK, TDO, TDI, and TMS are multiplexed on pins 14, 15, 18, and 19, respectively in dsPIC33FJ32MC202 and are not available in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- PWM Generator 2 PWM2H1/PWM2L1 output pins are multiplexed on pins 14 and 15 in the dsPIC33FJ32MC202 device and are not available in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- VREF+ and VREF- pins are multiplexed on pins 27 and 28 in the dsPIC33FJ32MC202 device and are not available in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- Comparator inputs A, B, C, and D are located on pins 1, 2, 3, 4, 27, and 2 of the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 device has no comparators.
- CVREFIN Comparator Voltage Positive Reference Input is multiplexed on pin 2 along with CVREFOUT in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices
- Fault input pins  $\overline{\text{FLTA1}}$  and  $\overline{\text{FLTB1}}$  are fixed on pins 11 and 12 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. Faults are remappable in the dsPIC33FJ32MC202 device.
- SPI pins SCK1, SDO1, and SDI1 are multiplexed on pins 13, 14, and 15 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. SPI pins are remappable in the dsPIC33FJ32MC202 device.
- RTCC output is multiplexed on pin 22 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 device has no RTCC.
- CTMU External Edge Input 1 and 2 are multiplexed with pins 27 and 28 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 device has no CTMU.
- CTMU Timing Comparator Input is multiplexed with pin 1 in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The dsPIC33FJ32MC202 device has no CTMU.

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

**TABLE 2: 28-PIN QFN DEVICE DIFFERENCES**

Pin #	dsPIC33FJ32MC202 (28-pin QFN)	dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 (28-pin QFN)
1	PGED1/ <b>EMUD1</b> /AN2/C2IN-/RP0/CN4/RB0	PGED1/AN2/ <b>C2INA/C1INC</b> /RP0/CN4/RB0
2	PGEC1/ <b>EMUC1</b> /AN3/C2IN+/RP1/CN5/RB1	PGEC1/AN3/ <b>CVREFIN/CVREFOUT/C2INB/C1IND</b> /RP1/CN5/RB1
3	AN4/RP2/CN6/RB2	AN4/ <b>C3INC/C2INC</b> /RP2/CN6/RB2
4	AN5/RP3/CN7/RB3	AN5/ <b>C3IND/C2IND</b> /RP3/CN7/RB3
5	Vss	Vss
6	OSC1/CLKI/CN30/RA2	OSCI/CLKI/CN30/RA2
7	OSC2/CLKO/CN29/RA3	OSCO/CLKO/CN29/RA3
8	SOSCI/RP4/CN1/RB4	<b>PGED3</b> /SOSCI/RP4/CN1/RB4
9	SOSCO/T1CK/CN0/RA4	<b>PGEC3</b> /SOSCO/T1CK/CN0/RA4
10	VDD	VDD
11	<b>PGED3/EMUD3</b> /ASDA1/RP5/CN27/RB5	<b>FLTB1</b> /ASDA1/RP5/CN27/RB5
12	<b>PGEC3/EMUC3</b> /ASCL1/RP6/CN24/RB6	<b>FLTA1</b> /ASCL1/RP6/CN24/RB6
13	INT0/RP7/CN23/RB7	<b>SCK1</b> /INT0/RP7/CN23/RB7
14	<b>TCK/PWM2H1</b> /SCL1/RP8/CN22/RB8	SCL1/ <b>SDO1</b> /RP8/CN22/RB8
15	<b>TDO/PWM2L1</b> /SDA1/RP9/CN21/RB9	SDA1/ <b>SDI1</b> /RP9/CN21/RB9
16	Vss	Vss
17	VCAP	VCAP
18	<b>PGED2/EMUD2/TDI</b> /PWM1H3/RP10/CN16/RB10	PWM1H3/RP10/CN16/RB10
19	<b>PGEC2/EMUC2/TMS</b> /PWM1L3/RP11/CN15/RB11	PWM1L3/RP11/CN15/RB11
20	PWM1H2/RP12/CN14/RB12	PWM1H2/RP12/CN14/RB12
21	PWM1L2/RP13/CN13/RB13	PWM1L2/RP13/CN13/RB13
22	PWM1H1/RP14/CN12/RB14	PWM1H1/ <b>RTCC</b> /RP14/CN12/RB14
23	PWM1L1/RP15/CN11/RB15	PWM1L1/RP15/CN11/RB15
24	AVss	AVss
25	AVDD	AVDD
26	MCLR	MCLR
27	AN0/ <b>VREF+</b> /CN2/RA0	<b>PGED2</b> /AN0/ <b>C3INB/C1INA/CTED1</b> /CN2/RA0
28	AN1/ <b>VREF-</b> /CN3/RA1	<b>PGEC2</b> /AN1/ <b>C3INA/C1INB/CTED2</b> /CN3/RA1

**Legend:** Pin names shown in **Bold** type denote the key differences between the two device families.

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

## SYSTEM CONSIDERATIONS

While the dsPIC33FJ32MC202 components are only available as a dsPIC® Digital Signal Controller (DSC), the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices are available either as dsPIC DSCs or as PIC24F Microcontrollers (MCUs).

The main difference between the two families is that the PIC24F devices contain no Digital Signal Processing (DSP) core.

These processors are a perfect fit for applications where the particular control algorithm used does not consume a lot of resources. This is the case of many low-cost motor control applications.

The supply voltage range for the dsPIC33FJ32MC202 device is 3.0V to 3.6V. The voltage range for the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 is from 3.0V to 3.6V.

[Table 3](#) summarizes the main system differences between the device families.

**TABLE 3: SYSTEM DIFFERENCES**

Feature	dsPIC33FJ32MC202	dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102
Operating Voltage	3.0V-3.6V (-40°C to +85°C)	3.0V-3.6V (-40°C to +85°C)
	3.0V-3.6V (-40°C to +125°C)	3.0V-3.6V (-40°C to +125°C)
Maximum Speed	40 MIPS	16 MIPS
Flash	32K	16K
RAM	2K	1K
Pins	28 and 44	18 <sup>(1)</sup> , 20, 28, and 36
Packages	28-pin SPDIP, SOIC, SSOP, and QFN-S 44-pin QFN and TQFP	18-pin PDIP and SOIC <sup>(1)</sup> 20-pin SPDIP, SOIC, and SSOP 28-pin SPDIP, SOIC, SSOP, and QFN 36-pin TLA
Watchdog Timer	Yes	Yes
Power-on Reset (POR)	Yes	Yes
Brown-out Reset (BOR)	Yes	Yes

**Note 1:** dsPIC33FJ16MC101 devices only.

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

## CPU ARCHITECTURE AND INSTRUCTION SET

The processor core of the dsPIC33FJ32MC202 device is the same as the processor core for the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. Therefore, no differences need to be considered.

## FLASH MEMORY

The dsPIC33FJ32MC202 device features 32 Kbytes of Flash memory, while the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices feature 16 Kbytes of Flash memory.

## RTSP PROGRAMMING

The Flash program memory array for the dsPIC33FJ32MC202 device and the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time.

The key difference is that while for the dsPIC33FJ32MC202 device, it is possible to program one row or one word at a time, for dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices, it is only possible to program one word at a time.

For the dsPIC33FJ32MC202 device, the 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively. The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary. In case of the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices, the 8-row erase pages are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes.

[Table 4](#) summarizes the write and erase time differences.

As a consequence of the different way the Flash memory is managed, the NVMOP register control bits are slightly different. [Table 5](#) summarizes these differences.

**TABLE 4: WRITE AND ERASE TIME DIFFERENCES (AT 100°C)**

Parameter	dsPIC33FJ32MC202	dsPIC33FJ16MC102
Word write time	55.9 $\mu$ s maximum	48.8 $\mu$ s maximum
Row write time	1.79 ms maximum	—
Page erase time	26.5 ms maximum	26.5 ms maximum

**TABLE 5: NVMOP BIT SETTING DIFFERENCES**

dsPIC33FJ32MC202	dsPIC33FJ16MC102
<b>NVMOP&lt;3:0&gt; Setting</b>	<b>NVMOP&lt;3:0&gt; Setting</b>
<u>If ERASE = 1:</u> 1111 = Memory bulk erase operation 1101 = Erase General Segment 1100 = Erase Secure Segment 0011 = No operation 0010 = Memory page erase operation 0001 = No operation 0000 = Erase a single Configuration register byte	<u>If ERASE = 1:</u> 1111 = No operation 1101 = Erase General Segment 1100 = No operation 0011 = No operation 0010 = Memory page erase operation 0001 = No operation 0000 = No operation
<u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 1100 = No operation 0011 = Memory word program operation 0010 = No operation 0001 = Memory row program operation 0000 = Program a single Configuration register byte	<u>If ERASE = 0:</u> 1111 = No operation 1101 = No operation 1100 = No operation 0011 = Memory word program operation 0010 = No operation 0001 = No operation 0000 = No operation

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

## DATA MEMORY

The dsPIC33FJ32MC202 device features 2 Kbytes of RAM data memory, while the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices feature 1 Kbyte of RAM data memory.

## POWER-UP TIMER

In the dsPIC33FJ32MC202 device, the power-up timer has a programmable interval from 2 ms to 128 ms, with seven steps. The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices have a fixed power-up timer interval of 64 ms. [Table 6](#) summarizes the performances and also shows the PWRT bit values in the Configuration register, FPOR.

**TABLE 6: POWER-UP TIMER DIFFERENCES**

dsPIC33FJ32MC202/204	dsPIC33FJ16MC101/102 PIC24FJ16MC101/102
Power-on Reset (POR) Timer Value	
111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled	64 ms fixed

**TABLE 7: OSCILLATOR DIFFERENCES**

Feature	dsPIC33FJ32MC202	dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102
Internal High-Speed Oscillator	7.37 MHz ±2% (-40°C ≤ T ≤ +85°C) 7.37 MHz ±5% (-40°C ≤ T ≤ +125°C)	7.37 MHz ±1.5% (-40°C ≤ T ≤ +85°C) 7.37 MHz ±2% (-40°C ≤ T ≤ +125°C)
Internal Low-Speed Oscillator	32,768 ±15% (-15°C ≤ T ≤ +85°C) 32,768 ±40% (-40°C ≤ T ≤ +125°C)	32,768 ±20% (-40°C ≤ T ≤ +85°C) 32,768 ±30% (-40°C ≤ T ≤ +125°C)
PLL	Variable Gain PLL	4x Fixed PLL
Clock Monitor	Yes	Yes

## OSCILLATOR CONFIGURATION

A relevant difference between the dsPIC33FJ32MC202 device and the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices is the maximum operating speed.

The dsPIC33FJ32MC202 device can reach 40 MIPS, while the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices operate at a maximum speed of 16 MIPS, which in most cases, is more than enough to run motor control algorithms. Migrating from one family to the other will require a new computation of the Oscillator and Phase-Locked Loop (PLL) parameters. [Table 7](#) summarized the main differences between the clock sources.

## PHASE-LOCKED LOOP (PLL)

In the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices, the PLL, when enabled, has a fixed multiplying factor of four. The dsPIC33FJ32MC202 PLL factor can be varied, as shown in [Equation 1](#).

### EQUATION 1:

$$F_{OSC} = \left( \frac{M}{(N1 \times N2)} \right)$$

where:

*M* is the PLLDIV value

*N1* is the PLLPRE value

*N2* is the PLLPOST value



# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

## FRC AND LPRC ACCURACY

The FRC for the dsPIC33FJ32MC202 device and the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices has a frequency of 7.37 MHz.

The accuracy of the FRC and LPRC on dsPIC33FJ16MC101/102 and PIC24FJ16MC101/102 devices has been improved (see [Table 7](#)).

All families of devices have an internal low frequency oscillator running at 32.768 kHz.

## INTERRUPTS

There is no difference in external interrupts between all families of devices.

## I/O PORTS

[Table 8](#) summarizes the available remappable input pins.

**TABLE 8:**

Input Name	Function Name	Register Name	dsPIC33FJ32MC202	dsPIC33FJ16MC101/102 PIC24FJ16MC101/102
External Interrupt 1	INT1	RPINR0	Yes	Yes
External Interrupt 2	INT2	RPINR1	Yes	Yes
Timer2 External Clock	T2CK	RPINR3	Yes	Yes
Timer3 External Clock	T3CK	RPINR3	Yes	Yes
Input Capture 1	IC1	RPINR0	Yes	Yes
Input Capture 2	IC2	RPINR7	Yes	Yes
Input Capture 3	IC3	RPINR7	No	Yes
Input Capture 7	IC7	RPINR10	Yes	No
Input Capture 8	IC8	RPINR10	Yes	No
Output Compare Fault	OCFA	RPINR11	Yes	Yes
PWM1 Fault	FLTA1R	RPINR12	Yes	No
PWM2 Fault	FLTA2R	RPINR13	Yes	No
QE1 Phase QEA	QEA	RPINR14	Yes	No
QE1 Phase B QEB	QEB	RPINR14	Yes	No
QE1 Index INDX	INDX	RPINR15	Yes	No
UART1 Receive	U1RX	RPINR18	Yes	Yes
UART1 Clear To Send	U1CTS	RPINR18	Yes	Yes
SPI1 Data Input	SDI1	RPINR20	Yes	No
SPI1 Clock Input	SCK1	RPINR20	Yes	No
SPI1 Slave Select Input	SS1	RPINR21	Yes	Yes

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

## TIMERS

All devices are equipped with the same number of timers, of which there are two distinct types: Timer1 and Timer2/3.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer2/3 feature allows the timers to also be configured as a 32-bit timer with selectable operating modes.

## INPUT CAPTURE

All devices implement the same Input Capture module; however, the dsPIC33FJ32MC202 device is equipped with four, while the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices have three.

## OUTPUT COMPARE

No differences.

## PWM MODULE

The difference in maximum speed of all devices is also reflected in different maximum frequencies for the PWM generators. [Table 9](#) provides a list of the differences between devices.

The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices have six outputs with a single time base, whereas the dsPIC33FJ32MC202 device has one time base with up to six outputs and another time base with two outputs.

The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices implement a write protection safety feature, which is implemented for the PWMxCON1, PxFLTAON and PxFLTBCON registers. The write protection feature prevents inadvertent writes to these

registers and can be controlled by the PWMLOCK Configuration bit (FOSCSEL<6>) in the FOSCSEL Configuration register. The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring PWMLOCK = 0.

The user application can gain access to these locked registers either by configuring PWMLOCK = 0, or by performing the unlock sequence. To perform the unlock sequence, the user application must write two consecutive values of 0xABCD and 0x4321 to the PWMxKEY register.

The initial PWM pin state cannot be set using the Configuration bits on the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. The initial state of all PWM pins is always high-impedance. Pull-up or pull-down resistors must be used to ensure that the power switches remain in the OFF state during a device Reset. The PWMPIN Configuration bit determines the ownership of the PWM pins after the device comes out of Reset. A setting of PWMPIN = 1 assigns ownership of the PWM pins to the GPIO module and makes them an input, while a setting of PWMPIN = 0 assigns ownership to the PWM module and makes them an output, with the state defined by the HPOL and LPOL Configuration bits.

On dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices the PWM pins are 5V-compatible in the open drain configuration.

## QEI MODULE

The Quadrature Encoder Interface Module (QEI) is not implemented in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices. Users would need an alternative peripheral for position and speed feedback that does not utilize the QEI module.

**TABLE 9: PWM MODULE DIFFERENCES**

dsPIC33FJ32MC202	dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102
8 channels, two different time bases	6 channels, one time base
Complimentary mode	Complimentary mode
Dead time	Dead time
ADC synchronization	ADC synchronization
Initial PWM pin status is set by Configuration bits	Initial state of all PWM pins is always high-impedance
Two remappable Fault inputs	Up to two Faults (Class B requirement compliant)
No PWM registers are write-protected	Selected PWM registers are write-protected
1220 Hz, 16-bit resolution (@40 MIPS, Edge-Aligned mode)	488 Hz, 16-bit resolution (@16 MIPS, Edge-Aligned mode)
610 Hz, 16-bit resolution (@40 MIPS, Center-Aligned mode)	244 Hz, 16-bit resolution (@16 MIPS, Center-Aligned mode)
39.1 kHz, 11-bit resolution (@40 MIPS, Edge-Aligned mode)	15.63 kHz, 11-bit resolution (@16 MIPS, Edge-Aligned mode)
19.55 kHz, 11-bit resolution (@40 MIPS, Center-Aligned mode)	7.81 kHz, 11-bit resolution (@16 MIPS, Center-Aligned mode)

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

## SPI MODULE

The SPI module SDO1, SDI1, and SCK1 functions are not remappable on dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices.

## I<sup>2</sup>C™ MODULE

No differences.

## UART MODULE

No differences.

## ADC MODULE

The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices are equipped with a 10-bit ADC, while the dsPIC33FJ32MC202 device is equipped with a 10/12-bit ADC. The maximum sampling frequency is 1.1 Msps for both 10-bit ADCs. As a consequence, in dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices, the AD1CON1 register does not have the AD12B bit, which is used to enable or disable the 12-bit operation of the ADC. [Table 10](#) lists the available register selections for the sample clock source selection.

The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices allow an additional selection for the sample clock source select bits, which is the CTMU peripheral.

The ADC module can be operated using the system clock input or using the internal RC oscillator. If the system clock is used, users need to consider the maximum system clock frequency when calculating ADC conversion clock registers.

The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices do not have the VREF+ and VREF- pins. The ADC uses internal AVSS and AVDD as the ADC reference.

Simultaneous sampling of up to four channels in 10-bit mode is supported on all devices. [Table 11](#) lists the differences.

For dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices, only AVDD and AVSS can be selected as reference voltages for the ADC. The dsPIC33FJ32MC202 device has a wider selection and combination, including external references. [Table 12](#) summarizes these options.

The selection of the input analog channels varies slightly. Refer to the specific data sheet for details.

**TABLE 10: ADC CONTROL REGISTER BIT DIFFERENCES**

Register	dsPIC33FJ32MC202	dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102
AD1CON1<7:5> (SSRC<2:0>)	111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved 101 = Motor Control PWM2 interval ends sampling and starts conversion 100 = Reserved 011 = Motor Control PWM1 interval ends sampling and starts conversion 010 = GP Timer3 compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion 000 = Clearing sample bit ends sampling and starts conversion	111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = CTMU 101 = Reserved 100 = Reserved 011 = Motor Control PWM1 interval ends sampling and starts conversion 010 = GP Timer3 compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion 000 = Clearing sample bit ends sampling and starts conversion

**TABLE 11: ADC MODULE DIFFERENCES**

dsPIC33FJ32MC202	dsPIC33FJ16MC101/102	PIC24FJ16MC101/102
1 ADC	1 ADC	1 ADC
6 or 9 channels	4 or 6 channels	4 or 6 channels
10-bit, 1.1 Msps and 12-bit, 500 Ksps	10-bit, 1.1 Msps	10-bit, 1.1 Msps
Up to four simultaneous samples	Up to four simultaneous samples	Up to four simultaneous samples
Internal or external reference	AVDD/AVSS only	AVDD/AVSS only

# dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102

**TABLE 12: VOLTAGE REFERENCE INPUTS FOR THE dsPIC33FJ32MC202**

Bit Setting	ADREF+	ADREF-
1xx	AVDD	AVSS
011	External VREF+	External VREF-
010	AVDD	External VREF-
001	External VREF+	AVSS
000	AVDD	AVSS

**TABLE 13: VOLTAGE REFERENCE INPUTS FOR THE dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102**

Bit Setting	ADREF+	ADREF-
xxx	AVDD	AVSS

## COMPARATOR

The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices are equipped with a Comparator module that consists of three comparators, with each featuring blanking and filtering options.

## RTCC MODULE

The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices are equipped with a Real-Time Clock and Calendar (RTCC).

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

## CTMU MODULE

The dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices are equipped with a Charge Time Measurement Unit (CTMU).

The CTMU is a flexible analog peripheral that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. It can be efficiently used to implement human interface (sliders, buttons) or as a sensitive temperature sensor.

## FAULT PINS (CLASS B OPERATION)

The Motor Control PWM module of the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices incorporates up to two Fault inputs, FLTA1 and FLTB1. These Fault inputs are implemented with Class B safety features and are not remappable as in the dsPIC33FJ32MC202 device. These features ensure that the PWM outputs enter a safe state when either of the fault inputs is asserted. The FLTA1 and FLTB1 pins, when enabled and having ownership of a pin, also enable a soft internal pull-down resistor. The soft pull-down provides a safety feature by automatically asserting the Fault should a break occur in the Fault signal connection.

## CONFIGURATION WORDS

The dsPIC33FJ32MC202 device provides nonvolatile memory implementation for device Configuration bits. The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000. Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFF), which can only be accessed using table reads and table writes.

In dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices, the Configuration Shadow register bits can be configured (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These read only bits are mapped starting at program memory location 0xF80000. Note that address 0xF80000 is beyond the user program memory space and belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads. In dsPIC33FJ16GP101/102 and dsPIC33FJ16MC101/102 devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the two words at the top of the on-chip program memory space, known as the Flash Configuration Words. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets. When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

## MEMORY PROTECTION

The dsPIC33FJ32MC202 device offers memory protection, enabling multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property (IP) in collaborative system designs. When coupled with software encryption libraries, memory protection can be used to securely update Flash even when multiple IPs reside on the single chip. The memory protection features are controlled by the Configuration registers: FBS and FGS. Secure segment and RAM protection is not implemented in the dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices.

## ELECTRICAL CHARACTERISTICS

The maximum I/O pin source/sink output current is 4 mA for the dsPIC33FJ32MC202 device and 8 mA for dsPIC33FJ16MC101/102 or PIC24FJ16MC101/102 devices.

## APPENDIX A: REVISION HISTORY

### Revision A (August 2011)

This is the initial released version of this document.

### Revision B (September 2011)

This revision includes updates to text and formatting for clarification purposes.

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscent Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-61341-660-0

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2009 ==**

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Yokohama**  
Tel: 81-45-471- 6166  
Fax: 81-45-471-6122

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-330-9305

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820