

Low Skew, Low Additive Jitter, 10 Output LVPECL/LVDS/ HCSL Fanout Buffer with One LVCMOS Output

Features

- 3-to-1 Input Multiplexer: Two Inputs Accept Any Differential (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) or a Single-Ended Signal and the Third Input Accepts a Crystal or a Single-Ended Signal
- Ten Differential LVPECL/LVDS/HCSL Outputs
- · One LVCMOS Output
- Ultra-Low Additive Jitter: 24 fs (Integration Band: 12 kHz to 20 MHz at 625 MHz Clock Frequency)
- Supports Clock Frequencies from 0 to 1.6 GHz
- Supports 2.5V or 3.3V Power Supplies on LVPECL/LVDS/HCSL Outputs
- Supports 1.5V, 1.8V, 2.5V, or 3.3V on LVCMOS Output
- Embedded Low Dropout (LDO) Voltage Regulator Provides Superior Power Supply Noise Rejection
- · Maximum Output to Output Skew of 40 ps
- Device Controlled via SPI or Hardware Control Pins

Applications

- PCIe Gen1/2/3/4/5/6 Clock Distribution
- · Low-Jitter Clock Trees
- Logic Translation
- · Clock and Data Signal Restoration
- Wired Communications: OTN, SONET/SDH, GE, 10GE, FC and 10G FC
- · General Purpose Clock Distribution
- · Wireless Communications
- High Performance Microprocessor Clock Distribution
- · Test Equipment




FIGURE 0-1: Functional Block Diagram.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE OF CONTENTS

1.0 "Pin D	escription And Configuration"	6
	1.1 "Pin Descriptions"	
2.0 "Func	tional Description"	11
	2.1 "Clock Inputs"	
	2.2 "Clock Outputs"	
	2.3 "Crystal Oscillator Input"	14
	2.4 "Termination of Unused Inputs and Outputs"	
	2.5 "Power Consumption"	14
	2.6 "Power Supply Filtering"	15
	2.7 "Power Supplies and Power-Up Sequence"	15
	2.8 "Host Interface"	16
	2.8.1 "Hardware Control Mode"	16
	2.8.2 "SPI Control Mode"	16
3.0 "Typic	al Device Performance"	19
4.0 "Regis	ster Map"	23
	rical Characteristics"	
6.0 "Pack	age Outline"	47
	6.1 "Package Marking Information"	
Appendix	A: "Data Sheet Revision History"	
	Identification System"	

List of Figures

FIGURE 0-1: "Functional Block Diagram."	1
FIGURE 1-1: "48-Lead 7 mm x 7 mm VQFN."	6
FIGURE 2-1: "Input Driven by a Single-Ended Output."	.11
FIGURE 2-2: "Input Driven by DC-Coupled LVPECL Output."	.11
FIGURE 2-3: "Input Driven by DC-Coupled LVPECL Output (Alternative Termination)."	
FIGURE 2-4: "Input Driven by AC-Coupled LVPECL Output."	.12
FIGURE 2-5: "Input Driven by HCSL Output."	. 12
FIGURE 2-6: "Input Driven by LVDS Output."	
FIGURE 2-7: "Input Driven by an SSTL Output."	. 13
FIGURE 2-8: "Termination for LVCMOS Output."	
FIGURE 2-9: "Driving a Load via Transformer."	. 13
FIGURE 2-10: "Crystal Oscillator Circuit in Hardware Controlled Mode."	. 14
FIGURE 2-11: "Power Supply Filtering."	. 15
FIGURE 2-12: "SPI Client Interface."	. 16
FIGURE 2-13: "SPI Functional Waveform: LSb First Mode."	. 17
FIGURE 2-14: "SPI Functional Waveform: MSb First Mode."	. 17
FIGURE 2-15: "Example of the Burst Mode Operation."	
FIGURE 3-1: "156.25 MHz LVPECL."	
FIGURE 3-2: "1.5 GHz LVPECL."	
FIGURE 3-3: "156.25 MHz LVDS."	
FIGURE 3-4: "1.5 GHz LVDS."	. 19
FIGURE 3-5: "100 MHz HCSL."	
FIGURE 3-6: "250 MHz HCSL."	
FIGURE 3-7: "I/O Delay vs. Temperature."	
FIGURE 3-8: "PSNR vs. Noise Frequency."	
FIGURE 3-9: "100 MHz LVPECL Phase Noise."	
FIGURE 3-10: "100 MHz LVDS Phase Noise."	
FIGURE 3-11: "156.25 MHz LVDS Phase Noise in XTAL Mode."	. 20
FIGURE 3-12: "100 MHz HCSL Phase Noise."	
FIGURE 3-13: "156.25 MHz LVPECL Phase Noise."	
FIGURE 3-14: "625 MHz LVPECL Phase Noise."	
FIGURE 3-15: "156.25 MHz LVDS Phase Noise."	.21
FIGURE 3-16: "625 MHz LVDS Phase Noise."	
FIGURE 3-17: "Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate."	
FIGURE 3-18: "Output Clock Noise Floor vs. Input Clock Slew Rate."	
FIGURE 3-19: "Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate."	. 22
FIGURE 3-20: "Output Clock Noise Floor vs. Input Clock Slew Rate."	. 22
FIGURE 3-21: "Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate."	
FIGURE 3-22: "Output Clock Noise Floor vs. Input Clock Slew Rate."	
FIGURE 5-1: "Differential Input Voltage Levels."	. 30
FIGURE 5-2: "Differential Output Voltage Levels."	. 34
FIGURE 5-3: "SPI Timing – LSb First Mode."	
FIGURE 5-4: "SPI Timing – MSb First Mode."	

List of Tables

TABLE 1-1: "Pin Description"	/
TABLE 2-1: "Input Clock Selection"	
TABLE 2-2: "Output Type Selection"	16
TABLE 4-1: "Register Map"	23
TABLE 4-2: "0x00 XTALBG - XTAL Buffer Gain"	23
TABLE 4-3: "0x01 XTALDL - XTAL Drive Level"	
TABLE 4-4: "0x02 XTALLC - XTAL Load Capacitance"	24
TABLE 4-5: "0X03 XTALNR - XTAL Normal Run"	25
TABLE 4-6: "0X05 INSEL - Input Select Register"	25
TABLE 4-7: "0X06 OUTLOW - Output Drive Low"	25
TABLE 4-8: "0X07 DRVTYPEA0 - Output Type Select Bank-A 0"	26
TABLE 4-9: "0X08 DRVTYPEA1 - Output Type Select Bank-A 1"	26
TABLE 4-10: "0X09 DRVTYPEB0 - Output Type Select Bank-B 0"	26
TABLE 4-11: "0X0A DRVTYPEB1 - Output Type Select Bank-B 1"	26
TABLE 4-12: "0X0B CMOSDIV - CMOS Output Divider"	
TABLE 4-13: "0X0C CMOSOUTEN - LVCMOS Output Enable"	27
TABLE 4-14: "0X0D CMOSDRVSTR - CMOS Driver Strength"	27
TABLE 4-15: "0X11 DEVID - Device Identification"	27
TABLE 5-1: "Absolute Maximum Ratings"	29
TABLE 5-2: "Recommended Operating Conditions"	29
TABLE 5-3: "Current Consumption"	
TABLE 5-4: "Input Characteristics"	
TABLE 5-5: "Crystal Oscillator Characteristics"	31
TABLE 5-6: "Power Supply Rejection Ratio for VDD = VDDO = 3.3V"	31
TABLE 5-7: "Power Supply Rejection Ratio for VDD = VDDO = 2.5V"	
TABLE 5-8: "LVCMOS Output Characteristics for VDDO = 3.3V"	32
TABLE 5-9: "LVCMOS Output Characteristics for VDDO = 2.5V"	33
TABLE 5-10: "LVPECL Output Characteristics for VDDO = 3.3V"	34
TABLE 5-11: "LVPECL Output Characteristics for VDDO = 2.5V"	35
TABLE 5-12: "LVDS Outputs for VDDO = 3.3V"	36
TABLE 5-13: "LVDS Outputs for VDDO = 2.5V"	36
TABLE 5-14: "HCSL Outputs for VDDO = 3.3V"	37
TABLE 5-15: "HCSL Outputs for VDDO = 2.5V"	38
TABLE 5-16: "LVCMOS Output Phase Noise with 25 MHz XTAL"	39
TABLE 5-17: "LVPECL Output Phase Noise with 25 MHz XTAL"	40
TABLE 5-18: "LVDS Output Phase Noise with 25 MHz XTAL"	40
TABLE 5-19: "HCSL Output Phase Noise with 25 MHz XTAL"	41
TABLE 5-20: "LVCMOS Output Phase Noise with 125 MHz XTAL"	41
TABLE 5-21: "LVPECL Output Phase Noise with 125 MHz XTAL"	42
TABLE 5-22: "LVDS Output Phase Noise with 125 MHz XTAL"	42
TABLE 5-23: "HCSL Output Phase Noise with 125 MHz XTAL"	43
TABLE 5-24: "LVCMOS Output Phase Noise with 156.25 MHz XTAL"	43
TABLE 5-25: "LVPECL Output Phase Noise with 156.25 MHz XTAL"	44
TABLE 5-26: "LVDS Output Phase Noise with 156.25 MHz XTAL"	
TABLE 5-27: "HCSL Output Phase Noise with 156.25 MHz XTAL"	
TARLE 5-28: "Serial Perinheral Interface (SPI) Timing"	

1.0 PIN DESCRIPTION AND CONFIGURATION

The ZL40230 is packaged in a 7 mm x 7 mm, 48-lead VQFN.




FIGURE 1-1: 48-Lead 7 mm x 7 mm VQFN.

1.1 Pin Descriptions

All device inputs and outputs are LVPECL unless described otherwise. The I/O column uses the following symbols: I – input, I_{PU} – input with 300 k Ω internal pull-up resistor, I_{PD} – input with 300 k Ω internal pull-down resistor, I_{APU} – input with 31 k Ω internal pull-up resistor, I_{APU} – input with 30 k Ω internal pull-down resistor, I_{APU/APD} – input biased to V_{DD}/2 with 60 k Ω internal pull-up and pull-down resistors (30 k Ω equivalent), O – output, I/O – Input/Output pin, NC – No connect, P – power supply pin.

TABLE 1-1: PIN DESCRIPTION

Pin Number	Pin Name	Туре	Description			
Input Ref	Input Reference					
20	IN0_p	I _{APD}	Differential/Single-Ended References 0 and 1			
21	IN0_n	I _{APU/APD}	Innut framiana and an analysis of the			
41	IN1_p	I _{APD}	Input frequency range 0 Hz to 1.6 GHz.			
40	IN1_n	I _{APU/APD}	Non-inverting inputs (_p) are pulled down with internal 30 k Ω pull-down resistors. Inverting inputs (_n) are pulled up and pulled down with 60 k Ω internal resistors (30 k Ω equivalent) to keep inverting input voltages at V _{DD} /2 when inverting inputs are left floating (device fed with a single-ended reference).			
Output C	locks					
1	OUT0_p					
2	OUT0_n					
3	OUT1_p					
4	OUT1_n					
6	OUT2_p					
7	OUT2_n		Ultra-Low Additive Jitter Differential LVPECL/HCSL/LVDS Outputs			
9	OUT3_p		0 to 9			
10	OUT3_n		Output frequency range 0 Hz to 1.6 GHz			
11	OUT4_p		Output frequency range of Hz to 1.0 GHz			
12	OUT4_n	0	In SPI bus controlled mode (SEL pin pulled high on the power up) type			
36	OUT5_p		(LVPECL/HCSL/LVDS/High-Z) of each output is programmable via SPI			
35	OUT5_n		bus.			
34	OUT6_p		In Hardware control mode (SEL pin pulled low on the power up) type			
33	OUT6_n		(LVPECL/HCSL/LVDS/High-Z) of each output bank is controlled via			
31	OUT7_p		OUTA/B_TYPE_SEL0/1 pins.			
30	OUT7_n					
28	OUT8_p					
27	OUT8_n					
26	OUT9_p					
25	OUT9_n					
44	OUT_LVCMOS	0	Output frequency range 0 Hz to 250 MHz			

TABLE 1-1: PIN DESCRIPTION (CONTINUED)

Pin Number	Pin Name	Туре		Description	on	
Control						
			pin is Input Select 0 300 kΩ resistor. Wh	hardware control inpu	ace. When SEL pin is low, this at pin and it is pulled down with a is pin provides clock for serial h a 300 kΩ resistor.	
19	IN_SEL0/	I _{PD} or	IN_SEL1	IN_SEL0	OUTN	
.0	SPI_SCL	I _{PU}	0	0	Input 0 (IN0)	
			0	1	Input 1 (IN1)	
			1	0	Crystal Oscillator or Overdrive	
			1	1	Crystal Bypass	
22	IN_SEL1/ SPI_SDI	l _{PD} or l _{PU}	Input Select 1 hardv resistor. When SEL it is pulled up with a	Input Select 1 or Serial Interface Input. When SEL pin is low, this pin is Input Select 1 hardware control pin and it is pulled down with a 300 k Ω resistor. When SEL pin is high, this pin is serial interface input stream and it is pulled up with a 300 k Ω resistor. The serial data stream holds the access command, the address and the write data bits.		
			Output Signal for Bank B or Serial Interface Output. When SEL pin is low, this pin and Pin 39 select type of the output Bank B (Outputs 5 to 9).			
			OUTB_TYPE_SEL1	OUTB_TYPE_SEL0	Output 5 to 9	
00	OUTB TYPE SEL0	1/0	0	0	LVPECL	
23	SPI_SDO	I/O	0	1	LVDS	
			1	0	HCSL	
			1	1	High-Z (Disabled)	
				h, this pin is the Seria eam holds the read d	al Interface Output stream. As an ata bits.	
39	OUTB_TYPE_SEL1	I _{PD}	Output Signal for Bank B When SEL pin is low, this pin and Pin 23 selects type of the output Bank B (Outputs 5 to 9). When SEL pin is high, this pin is unused and it should be left unconnected or connected to GND for mechanical support.			
46	LVCMOS_OE/ SPI_CS_b	l _{PD} or l _{PU}	LVCMOS Output Enable or Chip Select for Serial Interface. When SEL pin is low, this pin is LVCMOS Output Enable hardware control input and it is pulled down with 300 k Ω resistor. When SEL pin is high, this pin is serial interface chip select and it is pulled up with 300 k Ω resistor. This is an active-low signal.			
			Output Signal for Bank A When SEL pin is low, these two pins select the type of the output for Bank A (Outputs 0 to 4).			
			OUTA_TYPE_SEL1	OUTA_TYPE_SEL0	Output 0 to 4	
14	OUTA_TYPE_SEL0	I	0	0	LVPECL	
47	OUTA_TYPE_SEL1	I _{PD}	0	1	LVDS	
			1	0	HCSL	
			1	1	High-Z (Disabled)	
				h, these two pins are nected to GND for me	unused and should be left echanical support.	

TABLE 1-1: PIN DESCRIPTION (CONTINUED)

Pin Number	Pin Name	Туре	Description
Crystal O	scillator		
16	XIN	I	Crystal Oscillator Input or Crystal Bypass Mode or Crystal Overdrive Mode If crystal oscillator circuit is not used, connect a pull-down to this pin or connect it to ground.
17	XOUT	0	Crystal Oscillator Output
Hardware	/SPI Control Sele	ection	
38	SEL	I	Select Control When this pin is low, the device is controlled via hardware pins, IN_SEL0/ 1 and OE. When this pin is high, the device is controlled via SPI port. Any change of SEL pin value requires power cycle. Therefore, the SEL pin cannot be changed on the fly.
Power an	d Ground		
15 42	VDD	Р	Positive Supply Voltage. Connect to 3.3V or 2.5V supply.
5 8	VDDO_A	Р	Positive Supply Voltage for Differential Outputs Bank A Connect to 3.3V or 2.5V power supply. VDDO_A does not have to be connected to the same voltage level as VDD or VDDO_B. These pins power up differential outputs OUT[0:4]_p/n.
29 32	VDDO_B	Р	Positive Supply Voltage for Differential Outputs Bank B Connect to 3.3V or 2.5V power supply. VDDO_B does not have to be connected to the same voltage level as VDD or VDDO_A. These pins power up differential outputs OUT[5:9]_p/n.
45	VDD_LVCMOS	Р	Power Supply Voltage for LVCMOS Output Connect to 3.3V, 2.5V, 1.8V, or 1.5V power supply.
13 18 24 43 37 48	GND	Р	Ground. Connect to ground.
ePad	GND	Р	Ground. Connect to ground.
	l l		

7	Λ	U	2	3	0
	-	u	L	J	v

NOTES:

2.0 FUNCTIONAL DESCRIPTION

The ZL40230 is a programmable or hardware pin controlled low additive jitter, low power 3 x 10 LVPECL/HCSL/LVDS fanout buffer.

Two inputs can accept signal in differential (LVPECL, SSTL, LVDS, HSTL, CML) or single-ended (LVPECL or LVCMOS) format and the third input can accept a single-ended signal or it can be used to build a crystal oscillator by connecting an external crystal resonator between its XIN and XOUT pins. All the other components for building crystal oscillator are built into the device such as load capacitance, series, and shunt resistors.

The ZL40230 has ten LVPECL/HCSL/LVDS outputs that can be powered from 3.3V or 2.5V supply. Each output can be independently enabled/disabled via SPI bus. The type of each output driver can be programmed to be LVPECL, HCSL or LVDS. Hence, the device can be configured to support different signaling formats depending on the application.

The device operates from $2.5V\pm5\%$ or $3.3V\pm5\%$ supply. Its operation is ensured over the industrial temperature range of -40° C to $+85^{\circ}$ C.

2.1 Clock Inputs

The following blocks diagram shows how to terminate different signals fed to the ZL40230 inputs.

Figure 2-1 shows how to terminate a single ended output such as LVCMOS. Resistors Ideally, resistors R1 and R2 should be 100Ω each and $R_O + R_S$ should be 50Ω so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance, the value of series resistor R_S should be increased. This will reduce the voltage swing at the input but this should be fine as long as the input voltage swing requirement is not violated (Table 8). The source resistors of $R_S = 270\Omega$ could be used for standard LVCMOS driver. This will provide 516 mV of voltage swing for 3.3V LVCMOS driver with load current of $(3.3\text{V}/2) \times (1/(270\Omega + 50\Omega)) = 5.16$ mA.

For optimum performance both differential input pins (_p and _n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.




FIGURE 2-1: Input Driven by a Single-Ended Output.




FIGURE 2-2: Input Driven by DC-Coupled LVPECL Output.




FIGURE 2-3: Input Driven by DC-Coupled LVPECL Output (Alternative Termination).




FIGURE 2-4: Input Driven by AC-Coupled LVPECL Output.




FIGURE 2-5: Input Driven by HCSL Output.




FIGURE 2-6: Input Driven by LVDS Output.




FIGURE 2-7: Input Driven by an SSTL Output.

2.2 Clock Outputs

The LVCMOS output (OUT10) requires only a series termination resistor whose value is dependent on the LVCMOS output voltage as shown in Figure 2-8.




FIGURE 2-8: Termination for LVCMOS Output.

Differential outputs LVPECL and LVDS should have the same termination as their corresponding outputs described in the previous section. HCSL outputs should be terminated with 33Ω series resistors at the source and 50Ω shunt resistors at the source or at the end on the transmission line. AC coupling and re-biasing is not required at the outputs when driving native HCSL receivers.

The device is designed to drive the differential input of semiconductor devices. In applications that use a transformer to convert from the differential to the single-ended output (for example, driving an oscilloscope 50Ω input), a resistor larger than 10Ω should be added at the center tap of the primary winding to achieve optimum jitter performance as shown in Figure 2-9. This is to provide a nominal common mode impedance of 10Ω or higher, which is typical for differential terminations.




FIGURE 2-9: Driving a Load via Transformer.

2.3 **Crystal Oscillator Input**

The crystal oscillator circuit can work with crystal resonators from 8 MHz to 160 MHz. To be able to support crystal resonators with different characteristics, all internal components are programmable.

The load capacitors can be programmed from 0 pF to 21.75 pF (4 pF default) with a resolution of 0.25 pF, which not only meets load requirement for most crystal resonator but also allows for fine tuning of the crystal resonator frequency. The amplifier gain can be adjusted in five steps and series resistor can be adjusted as parallel combination of seven different resistors: 0Ω , 10.5Ω , 21Ω , 42Ω , 84Ω , 161Ω , and 312Ω (84Ω default). Although the first resistor is 0Ω , the series resistance R_S will be slightly higher than 0Ω due to parasitic resistance of the switch that connects the resistor. Hence, the minimum series resistance is achieved when all seven resistors are connected in parallel. The shunt resistor is fixed and its value is 500 k Ω .

In Hardware Controlled Mode, the capacitive load is set at 4 pF, internal series resistance to 84Ω , and they cannot be changed. For crystals that require higher load or series resistance, additional capacitance and/or series resistance can be added externally as shown in Figure 2-10.




FIGURE 2-10: Crystal Oscillator Circuit in Hardware Controlled Mode.

2.4 Termination of Unused Inputs and Outputs

Unused inputs can be left unconnected or, alternatively, IN 0/1 can be pulled down by a 1 kΩ resistor. Unused outputs should be left unconnected.

2.5 **Power Consumption**

The device's total power consumption can be calculated as:

EQUATION 2-1: $P_T = P_S + P_{XTAL} + P_C + P_{ODIF} + P_{OLVCMOS}$ Where: The core power when the XTAL is not used. The current is specified in Table 5-3. If the $P_S = V_{DD} \times I_S$ XTAL is running, this power should be set to zero. The core power when the XTAL is used. The current is specified in Table 5-3. If the XTAL $P_{XTAL} = V_{DD} \times I_{\mathrm{DD_XTAL}}$ is not used, this power should be set to zero. $P_C = V_{DDO} \times I_{\mathrm{DD_CM}}$ Common curps. The current $I_{\mathrm{DD_CM}}$ is specified Table 5-3. shared all outputs. among ten Output power where the output currents are $P_{\text{O DIF}} = V_{DDO} \times (I_{\text{DD LVDS}} \times N_1 + I_{\text{DD LVPECL}} \times N_2 + I_{\text{DD HCSL}} \times N_3)$ specified Table 5-3. N₁, N₂, & N₃ are the number of enabled LVPECL, LVDS, & HSCL outputs, respectively and N₁+N₂+N₃ is less than or equal to 10. $P_{\text{O_LVCMOS}} = V_{\text{DD_LVCMOS}} \times (I_{DD} \times f / 100 MHz + V_{\text{DD_LVCMOS}} \times C_{LOAD} \times f)$ Dynamic LVCMOS output power. I_{DD} is specified in Table 5-3. If LVCMOS output

is disabled, this term is equal to zero.

Power dissipated inside the device can be calculated by subtracting the power dissipated in termination/biasing resistors from the power consumption.

EQUATION 2-2:

$$P_D = P_T - N_1 \times P_{LVPECL} - N_2 \times P_{LVDS} - N_3 \times P_{HCSL}$$

Where:

 N_1 , N_2 , and N_3 are the number of enabled LVPECL, LVDS, and HSCL outputs, respectively. Because there are ten differential outputs, $N_1 + N_2 + N_3$ will be less than or equal to 10.

$$P_{LVPECL} = (V_{OH} - V_B)^2 / 50\Omega + (V_{OL} - V_B)^2 / 50\Omega + (V_{OH} - V_B) \times V_B / 50\Omega + (V_{OL} - V_B) \times V_B / 50\Omega$$

 $\ensuremath{V_{OH}}$ and $\ensuremath{V_{OL}}$ are the output high and low voltages respectively for LVPECL output.

 V_B is LVPECL bias voltage equal to V_{DD} – 2V.

 $P_{LVDS} = \left. V_{SW}^{-2} \right. / 100 \Omega$ V_{SW} is the voltage swing of the LVDS output.

 $P_{HCSL} = (V_{SW}/50\Omega)^2 \times (33\Omega + 50\Omega)$ V_{SW} is the voltage swing of the HCSL output. 50 Ω is the termination resistance and 33 Ω is the series resistance of the HCSL output.

2.6 Power Supply Filtering

Each power pin (VDD and VDDO) should be decoupled with a 0.1 µF capacitor with minimum equivalent series resistance (ESR) and minimum series inductance (ESL). For example, 0402 X5R ceramic capacitors with 6.3V minimum rating could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise from adjacent digital components on the board, each power supply could be further insulated with a low resistance ferrite bead with two capacitors. The ferrite bead will also insulate adjacent components from the noise generated by the device. Figure 2-11 shows recommended decoupling for each power pin.




FIGURE 2-11: Power Supply Filtering.

2.7 Power Supplies and Power-Up Sequence

The device has four different power supplies: VDD, VDDO_A, VDDO_B, and VDD_LVCMOS which are mutually independent. Voltages supported by each of these power supplies are specified in Table 1-1.

The device is not sensitive to the power-up sequence. For example, a commonly used sequence where higher voltage comes up before or at the same time as the lower voltages can be used (or any other sequence).

2.8 Host Interface

ZL40230 can be controlled via hardware pins (SEL pin tied low) or via SPI port (SEL pin tied high). The mode shall be selected during power up and it cannot be changed on the fly.

2.8.1 HARDWARE CONTROL MODE

In this mode, ZL40230 is controlled via Input Select (IN_SEL0/1) pins that select which one of three inputs is fed to the output and show in Table 2-1 and OUTA/B_TYPE_SEL0/1 pins that select signal level (LVPECL, LVDS, HCSL, or Hi-Z) for each of two (A and B) output banks as shown in Table 2-2.

All input control pins have a low input threshold voltage so they can be driven from the device with low output voltage (FPGA/CPLD). Supported voltages are between 1.2V and V_{DD} (2.5V or 3.3V).

TABLE 2-1: INPUT CLOCK SELECTION

IN_SEL1	IN_SEL0	Selected Input
0	0	IN0_p, IN0_n
0	1	IN1_p, IN1_n
1	X	XIN

TABLE 2-2: OUTPUT TYPE SELECTION

OUTA/B_TYPE_SEL1	OUTA/B_TYPE_SEL0 Output	
0	0 LVPECL	
0	1	LVDS
1	0 HCSL	
1	1	High-Z (Output Disabled)

2.8.2 SPI CONTROL MODE

ZL40230 is controlled via four SPI client interface pins as shown in the following figure.




FIGURE 2-12: SPI Client Interface.

All SPI input pins have a low threshold voltage so they can be driven by a low output voltage SPI host device. Supported voltages are between 1.2V and V_{DD} (2.5V or 3.3V). This allows device to be controlled from an FPGA with low voltage I/O supply.

The serial peripheral interface supports half-duplex processor mode, which means that during a write cycle to the device, output data from the SO pin must be ignored. Similarly, the input data on the SI pin is ignored by the device during a read cycle.

The SPI interface supports two modes of access: Most Significant bit (MSb) first transmission or Least Significant bit (LSb) first transmission. The mode is automatically selected based on the state of SCK pin when the CS_b pin is active. If the SCK pin is low during CS_b activation, then MSb first timing is selected. If the SCK pin is high during CS_b activation, then LSb first timing is selected.

The SPI port expects 1-bit to differentiate between read and write operation followed by 7-bit addressing and 8-bit data transmission. During SPI access, the CS_b pin must be held low until the operation is complete. Burst read/write mode is also supported by leaving the chip select signal CS_b low after a read or a write. The address will be automatically incremented after each data byte is read or written.

Functional waveforms for the LSb and MSb first mode, and burst mode are shown in Figure 2-13 and Figure 2-14 respectively. Figure 2-15 shows an example of burst mode operation that allows user to read or write consecutive location in the register map.




FIGURE 2-13: SPI Functional Waveform: LSb First Mode.




FIGURE 2-14: SPI Functional Waveform: MSb First Mode.




FIGURE 2-15: Example of the Burst Mode Operation.

3.0 TYPICAL DEVICE PERFORMANCE

The graphs and tables provided following this note are a statistical summary based on a limited number of Note: samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 3-1:

156.25 MHz LVPECL.




FIGURE 3-4:

1.5 GHz LVDS.




FIGURE 3-2:

1.5 GHz LVPECL.




FIGURE 3-5:

100 MHz HCSL.




FIGURE 3-3:

156.25 MHz LVDS.




FIGURE 3-6:

250 MHz HCSL.




FIGURE 3-7: I/O Delay vs. Temperature.




FIGURE 3-8: PSNR vs. Noise Frequency.




FIGURE 3-9: 100 MHz LVPECL Phase Noise.




FIGURE 3-10: 100 MHz LVDS Phase Noise.




FIGURE 3-11: 156.25 MHz LVDS Phase Noise in XTAL Mode.




FIGURE 3-12: 100 MHz HCSL Phase Noise.




FIGURE 3-13: 156.25 MHz LVPECL Phase Noise.




FIGURE 3-14: 625 MHz LVPECL Phase Noise.




FIGURE 3-15: 156.25 MHz LVDS Phase Noise.



FIGURE 3-16: 625 MHz LVDS Phase Noise.




FIGURE 3-17: Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate.




FIGURE 3-18: Output Clock Noise Floor vs. Input Clock Slew Rate.




FIGURE 3-19: Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate.




FIGURE 3-20: Output Clock Noise Floor vs. Input Clock Slew Rate.




FIGURE 3-21: Output RMS Jitter (12 kHz to 20 MHz) vs. Input Clock Slew Rate.




FIGURE 3-22: Output Clock Noise Floor vs. Input Clock Slew Rate.

4.0 REGISTER MAP

The device is controlled by accessing registers through the serial interface. Table 4-1 provides a summary of the registers available for the configuration of the device.

TABLE 4-1: REGISTER MAP

Address SPI A[6:0] Hex (0x)	Name	Data D[7:0]
00	XTALBG	xtal_buf_gain[7:0]
01	XTALDL	xtal_drive_level[7:0]
02	XTALLC	xtal_load_cap[7:0]
03	XTALNR	xtal_normal_run
04	_	not used
05	INSEL	input_select[1:0]
06	OUTLOW	output_drive_low
07	DRVTYPEA0	driver_type[7:0] (differential output OUT3, OUT2, OUT1, OUT0)
08	DRVTYPEA1	driver_type[9:8] (differential output OUT4)
09	DRVTYPEB0	driver_type[17:10] (differential output OUT8, OUT7, OUT6, OUT5)
0A	DRVTYPEB1	driver_type[19:18] (differential output OUT9)
0B	CMOSDIV	cmos_div[2:0] (cmos)
0C	CMOSOUTEN	output_enable (cmos)
0D	CMOSDRVSTR	driver_strength (cmos)
0E	_	not used
0F	Reserved	Leave as default
10	Reserved	Leave as default
11	DEVID	Device ID
12 - 1F	Reserved	Leave as default

TABLE 4-2: 0X00 XTALBG - XTAL BUFFER GAIN

Bit	Name	Description	Type	Reset
7:0	xtal_buf_gain[7:0]	Programs crystal buffer (inverting amplifier) gain. Every bit pair (bits: 01, 23, 45, 67) of this register correspond to additional equal gain block which can be added (bits set) or removed (bits cleared). Minimum gain is 0x00 (default) and 0xFF is maximum gain When reference input mode is "bypass XTAL mode" or "differential input modes" with HIGH xtal_normal_run bit, the buffer is disabled and follows "Input Selection". When xtal_normal_run bit is LOW, XTAL buffer is in the "xtal forced run" mode and keep running. 8'b0000_0000: default crystal buffer strength 8'b0000_011: enable additional buffer strength 8'b0001_0000: enable additional buffer strength 8'b0011_0000: enable additional buffer strength 8'b1100_0000: enable additional buffer strength	RW	FF

TABLE 4-3: 0X01 XTALDL - XTAL DRIVE LEVEL

Bit	Name	Description	Туре	Reset
7:0	xtal_drive_level[7:0]	Internal damping resistance of crystal circuit to limit external crystal's drive level µW. The value of damping resistor is determined by crystal's motion resistance of crystal's equivalent circuit. Drive level should be lower than crystal manufacturer's specification. Crystal's equivalent values should be requested to the manufacturer, (motion resistance and shunt capacitance). The selected resistors are connected to XOUT. Multiple bit combinations available by 7-bit control. Because they use parallel connections, 0xFF is the smallest resistance and 0x01 is the highest resistance. 8'b0000_0000: disable all resistors 8'b0000_0010: 312 Ohm resistor 8'b0000_0100: 84 Ohm resistor 8'b0000_1000: 42 Ohm resistor 8'b0001_0000: 21 Ohm resistor 8'b0010_0000: 10.5 Ohm resistor 8'b0100_0000: 0 Ohm connection 8'b1000_0000: not used	RW	04

TABLE 4-4: 0X02 XTALLC - XTAL LOAD CAPACITANCE

Bit	Name	Description	Туре	Reset
7:0	xtal_load_cap[7:0]	Internal load capacitance of crystal circuit (0 pF to 21.75 pF with the resolution of 0.25 pF). XIN and XOUT have each capacitor connected to GND. Multiple bit combinations available between 8 capacitors. 8'b0000_0000: disable all xtal load capacitors 8'b0000_0001: enable capacitor 0.25 pF 8'b0000_0010: enable capacitor 0.5 pF 8'b0000_1000: enable capacitor 1 pF 8'b0000_1000: enable capacitor 2 pF 8'b0001_0000: enable capacitor 4 pF 8'b0100_0000: enable capacitor 4 pF 8'b1000_0000: enable capacitor 8 pF	RW	40

TABLE 4-5: 0X03 XTALNR - XTAL NORMAL RUN

Bit	Name	Description	Туре	Reset
7:1	Unused	Unused	R	1111111
0	xtal_normal_run	When this bit is set high crystal oscillator circuit is running only if input_select[1:0] register at address 0x05 selects crystal mode (2'b10). This value is recommended because it provides best jitter performance—XO circuit is running only when it is needed. When this bit is set low the crystal oscillator will keep running even if crystal oscillator is not selected in input_select[1:0] register at address 0x05. This mode should only be used when fast switching between input references and crystal oscillator is required.	RW	1

TABLE 4-6: 0X05 INSEL - INPUT SELECT REGISTER

Bit	Name	Description	Туре	Reset
7:2	Unused	Unused	R	111111
1:0	input_select[1:0]	Input reference clock selection. Proper external coupling and termination are required. 2'b00: Differential input from IN0_p and IN0_n 2'b01: Differential input from IN1_p and IN1_n 2'b10: Fundamental XTAL mode with XIN and XOUT (Use internal crystal oscillator circuits) or XTAL overdrive mode (single-ended clock signal fed to XIN) 2'b11: XTAL bypass mode (single-ended clock signal with XIN and disabled internal crystal buffer circuit in the analog block)	RW	00

TABLE 4-7: 0X06 OUTLOW - OUTPUT DRIVE LOW

Bit	Name	Description	Туре	Reset
7:1	Unused	Unused	R	111111
0	output_drive_low	Forces all disabled outputs to drive low in LVPECL mode. 1'b1: All differential outputs that are disabled in DRVTYPE registers (addresses 0x07, 0x08, 0x09 and 0x0A) will drive low in LVPECL mode. Hence, LVPECL biasing/termination resistors are required for proper functionality of this feature. 1'b0: This feature is ignored and all outputs that are disabled in DRVTYPE registers (addresses 0x07, 0x08, 0x09 and 0x0A) will stay in disabled (high-Z) mode.	RW	0

TABLE 4-8: 0X07 DRVTYPEA0 - OUTPUT TYPE SELECT BANK-A 0

Bit	Name	Description	Туре	Reset
7:6	driver_type[7:6]	Output driver type of differential OUT3. The same bit configuration with OUT0.	RW	11
5:4	driver_type[5:4]	Output driver type of differential OUT2. The same bit configuration with OUT0.	RW	11
3:2	driver_type[3:2]	Output driver type of differential OUT1. The same bit configuration with OUT0.	RW	11
1:0	driver_type[1:0]	Output driver type of differential OUT0. 2'b00: LVPECL outputs 2'b01: LVDS outputs 2'b10: HCSL outputs 2'b11: outputs disabled (Disabled state is dependent on "out_drive_low" control bit of register OUTLOW.")	RW	11

TABLE 4	TABLE 4-9: 0X08 DRVTYPEA1 - OUTPUT TYPE SELECT BANK-A 1				
Bit	Name	Description	Туре	Reset	
7:2	Unused	Unused	R	111111	
1:0	driver_type[9:8]	Output driver type of differential OUT4. The same bit configuration with OUT0.	RW	11	

TABLE 4-10: 0X09 DRVTYPEB0 - OUTPUT TYPE SELECT BANK-B 0

Bit	Name	Description	Туре	Reset
7:6	driver_type[17:16]	Output driver type of differential OUT8. The same bit configuration with OUT0.	RW	11
5:4	driver_type[15:14]	Output driver type of differential OUT7. The same bit configuration with OUT0.	RW	11
3:2	driver_type[13:12]	Output driver type of differential OUT6. The same bit configuration with OUT0.	RW	11
1:0	driver_type[11:10]	Output driver type of differential OUT5. The same bit configuration with OUT0.	RW	11

TABLE 4-11: 0X0A DRVTYPEB1 - OUTPUT TYPE SELECT BANK-B 1

Bit	Name	Description	Туре	Reset
7:2	Unused	Unused	R	111111
1:0		Output driver type of differential OUT9. The same bit configuration with OUT0.	RW	11

TABLE 4-12: 0X0B CMOSDIV - CMOS OUTPUT DIVIDER

Bit	Name	Description	Туре	Reset
7:3	Unused	Unused	R	11111
		Integer divider from a selected input reference clock for OUT_LVCMOS (1 to 8).		
2:0	cmos_div[2:0]	3'b000: division ratio = 1 3'b001: division ratio = 2 3'b010: division ratio = 3 3'b011: division ratio = 4 3'b100: division ratio = 5 3'b101: division ratio = 6 3'b110: division ratio = 7 3'b111: division ratio = 8	RW	000

TABLE 4-13: 0X0C CMOSOUTEN - LVCMOS OUTPUT ENABLE

Bit	Name	Description	Туре	Reset
7:1	Unused	Unused	R	1111111
0	output_enable	Output enable of OUT_LVCMOS. Disabled state is dependent on "out_drive_low" control bit. 1'b0: Disable OUT_LVCMOS output 1'b1: Enable OUT_LVCMOS output	RW	0

TABLE 4-14: 0X0D CMOSDRVSTR - CMOS DRIVER STRENGTH

Bit	Name	Description	Туре	Reset
7:1	Unused	Unused	R	1111111
0	driver_strength	OUT_LVCMOS output strength. 1'b0: low strength 1'b1: high strength	RW	0

TABLE 4-15: 0X11 DEVID - DEVICE IDENTIFICATION

Bit	Name	Description	Туре	Reset
7	Unused	Unused	R	0
6:5	Reserved	Leave as default	_	01
4:0	dev_id	Device ID 5'h02: ZL40230	RO	00010

7	L4	U	2	3	V
	ᆫᆠ	u	L	J	U

NOTES:

5.0 ELECTRICAL CHARACTERISTICS

TABLE 5-1: ABSOLUTE MAXIMUM RATINGS

(Note 1, Note 2, Note 3)									
Parameter	Symbol	Min.	Max.	Units					
Supply Voltage, 3.3V	V _{DD} /V _{DDO}	-0.5	4.6	V					
Supply Voltage, 2.5V	V _{DD} /V _{DDO}	-0.5	3.5	V					
Storage Temperature Range	T _{ST}	– 55	125	°C					

Note 1: Exceeding these values may cause permanent damage.

2: Functional operation under these conditions is not implied.

3: Voltages are with respect to ground (GND) unless otherwise stated.

TABLE 5-2: RECOMMENDED OPERATING CONDITIONS

(Note 1, Note 2)									
Parameter	Symbol	Min.	Тур.	Max.	Units				
Supply Voltage, 3.3V	V _{DD} /V _{DDO} / V _{DD_LVCMOS}	3.135	3.30	3.465	V				
Supply Voltage, 2.5V	V _{DD} /V _{DDO} / V _{DD_LVCMOS}	2.375	2.50	2.625	V				
Supply Voltage, 1.8V	V _{DD_LVCMOS}	1.6	1.8	2.0	V				
Supply Voltage, 1.5V	V _{DD_LVCMOS}	1.35	1.5	1.65	V				
Operating Temperature	T _A	-40	+25	+85	°C				
Input Voltage	V _{DD-IN}	-0.3	_	V _{DD} + 0.3	V				

Note 1: Voltages are with respect to ground (GND) unless otherwise stated.

2: The device core supports two power supply modes (3.3V and 2.5V).

TABLE 5-3: CURRENT CONSUMPTION

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Core device current (all outputs and	I _{S_3.3V}	_	163	197	mA	V _{DD} = 3.3V+5%
XTAL disabled)	I _{S_2.5V}	_	153	187	mA	V _{DD} = 2.5V+5%
Core device current (all outputs dis-	I _{DD_XTAL_3.3V}		128	154	mA	V _{DD} = 3.3V+5%
abled) XTAL circuit enabled with 25 MHz Crystal connected between XIN and XOUT	I _{DD_XTAL_2.5V}	_	124	150	mA	V _{DD} = 2.5V+5%
Common output current	I _{DD_CM_3.3V}		13.44	15.05	mA	V _{DDO} = 3.3V+5%
Common output current	I _{DD_CM_2.5V}	_	12.18	13.65	mA	V _{DDO} = 2.5V+5%
Dynamic LVCMOS current for high	I _{DD_3.3V}		4.08	4.74	mA	V _{DDO} = 3.3V+5%
strength output (f = 100 MHz) Needs to be scaled for different frequencies by f/100 MHz	I _{DD_2.5V}	_	2.90	3.29	mA	V _{DDO} = 2.5V+5%
Dynamic LVCMOS current for low	I _{DD 3.3V}	_	2.38	2.68	mA	V _{DDO} = 3.3V+5%
strength output (f = 100 MHz) Needs to be scaled for different frequencies by f/100 MHz	I _{DD_2.5V}	_	1.74	1.96	mA	V _{DDO} = 2.5V+5%
Current dissipation per LVPECL output	I _{DD_LVPECL_3.3V}		19.36	23.26	mA	V _{DDO} = 3.3V+5%
Current dissipation per EVFECE output	I _{DD_LVPECL_2.5V}		19.38	22.17	mA	V _{DDO} = 2.5V+5%
Current dissipation per LVDS output	I _{DD_LVDS_3.3V}		6.73	8.00	mA	V _{DDO} = 3.3V+5%
Current dissipation per EVDS output	I _{DD_LVDS_2.5V}	_	6.87	7.83	mA	V _{DDO} = 2.5V+5%
Current dissipation per HCSL output	I _{DD_HCSL_3.3V}		16.43	19.87	mA	V _{DDO} = 3.3V+5%
Current dissipation per HCSL output	I _{DD_HCSL_2.5V}		17.14	19.18	mA	V _{DDO} = 2.5V+5%

TABLE 5-4: INPUT CHARACTERISTICS

Note 1, Note 2, Note 3						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
CMOS high-level input voltage for control inputs	V _{CIH}	1.05	_	_	V	_
CMOS low-level input voltage for control inputs	V _{CIL}	_	_	0.45	V	_
CMOS input leakage current for control inputs (includes current due to pull-down resistors)	I _{IL}	-25	_	50	μA	$V_I = V_{DD}$ or $0V$
Differential input common mode voltage for IN0_p/n and IN1_p/n	V _{CM}	1	_	2	٧	_
Differential input voltage difference for IN0_p/n and IN1_p/n, f ≤1 GHz (Note 4)	V _{ID}	0.15	_	1.3	٧	_
Differential input voltage difference for IN0_p/n and IN1_p/n for 1 GHz < f ≤ 1.6 GHz (Note 4)	V _{ID}	0.35	_	1.3	V	_
Differential input leakage current for IN0_p/n and IN1_p/n (includes current due to pull-up and pull-down resistors)	I _{IL}	-150	_	150	μA	V _I = 2V or 0V
Single-ended input voltage for IN0_p and IN1_p	V _{SI}	-0.3	_	2.7	V	V _{DD} = 3.3V or 2.5V
Single-ended input common mode voltage (IN0_p/n and IN1_p/n)	V _{SIC}	1	_	2	V	V _{DD} = 3.3V or 2.5V
Single-ended input voltage swing for IN0_p and IN1_p	V _{SID}	0.3	_	1.3	٧	V _{DD} = 3.3V or 2.5V
Input frequency (differential)	f _{IN}	0	_	1600	MHz	_
Input frequency (LVCMOS)	f _{IN_CMOS}	0	_	250	MHz	_
Input duty cycle	dc	35%		65%	_	_
Input slew rate	Slew	_	2	_	V/ns	_
Input pull-up/ pull-down resistance	R _{PU} /R _{PD}	_	60		kΩ	_
Input pull-down resistance for INx_p	R _{PD}	_	30	_	kΩ	_
			-84	_		f _{IN} = 100 MHz
Input multiplexer isolation IN0_p/n to IN1_p/n and vice versa	1	_	-82	_	dBc	f _{IN} = 200 MHz
Power on both inputs 0 dBm, f _{OFFSET} > 50 kHz	l _{so}		–71	_	ubc	f _{IN} = 400 MHz
, , or our		_	-67			f _{IN} = 800 MHz

- Note 1: Values are over recommended operating conditions.
 - 2: Values are over all two power supply modes (V_{DD} = 3.3V and V_{DD} = 2.5V).
 - 3: Input mux isolation is measured as amplitude of f_{OFFSET} spur in dBc on the output clock phase noise plot.
 - 4: Input differential voltage is calculated as $V_{ID} = V_{IH} V_{IL}$ where V_{IH} and V_{IL} are input voltage high and low respectively. It should not be confused with $V_{ID} = 2 \times (V_{IH} V_{IL})$ used in some data sheets. Please refer to Figure 5-1.




FIGURE 5-1: Differential Input Voltage Levels.

TABLE 5-5: CRYSTAL OSCILLATOR CHARACTERISTICS

Note 1, Note 2						
Parameter	Symbol	Min.	Min. Typ. Max.		Units	Condition
Mode of oscillation	Mode	Fu	ındamen	tal	_	_
Frequency	f	8	_	160	MHz	_
On chip load capacitance in SPI controlled mode		0		21.75	pF	Programmable
On chip load capacitance in pin controlled mode	CL	_	4	_	pF	Fixed
On chip series resistor in SPI	В	0		312	Ω	Programmable
controlled mode	R _S	_	84	_	Ω	Fixed
On chip shunt resistor	R		500	_	kΩ	_
Frequency in overdrive mode Note 3	f _{OV}	0.1	_	250	MHz	Functional but may not meet AC parameters Minimum depends on AC coupling Capacitor (0.1 µF assumed)
Frequency in bypass mode Note 4	f _{BP}	0	_	250	MHz	Functional but may not meet AC parameters

- Note 1: Values are over recommended operating conditions.
 - 2: Values are over all two power supply modes (V_{DD} = 3.3V and V_{DD} = 2.5V).
 - 3: Maximum input level is 2V.
 - **4:** Maximum output level is V_{DD}.

TABLE 5-6: POWER SUPPLY REJECTION RATIO FOR $V_{DD} = V_{DDO} = 3.3V$

Note 1, Note 2, Note 3						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
		-71.75			f _{IN} = 156.25 MHz	
PSRR for LVPECL output	PSRR _{LVPECL}	_	-84.45	_	dBc	f _{IN} = 312.5 MHz
			-82.11	<u> </u>	f _{IN} = 625 MHz	
			-95.16			f _{IN} = 156.25 MHz
PSRR for LVDS output	PSRR _{LVDS}	_	-97.77	_	dBc	f _{IN} = 312.5 MHz
			-79.23			f _{IN} = 625 MHz
			-77.15			f _{IN} = 100 MHz
PSRR for HCSL output	PSRR _{HCSL}	_	-76.75	_	dBc	f _{IN} = 156.25 MHz
			-80.44			f _{IN} = 312.5 MHz

- **Note 1:** Values are over recommended operating conditions.
 - 2: Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mVpp.
 - 3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

TABLE 5-7: POWER SUPPLY REJECTION RATIO FOR $V_{DD} = V_{DDO} = 2.5V$

Note 1, Note 2, Note 3									
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
			-73.68			f _{IN} = 156.25 MHz			
PSRR for LVPECL output	PSRR _{LVPECL}	_	-78.88	_	dBc	f _{IN} = 312.5 MHz			
			-71.82			f _{IN} = 625 MHz			
			-90.04			f _{IN} = 156.25 MHz			
PSRR for LVDS output	PSRR _{LVDS}	_	-79.99	_	dBc	f _{IN} = 312.5 MHz			
			-73.45			_{IN} = 312.5 MHz _{IN} = 625 MHz			
			-92.16			f _{IN} = 100 MHz			
PSRR for HCSL output	PSRR _{HCSL}	_	-74.08	_	dBc	f _{IN} = 156.25 MHz			
			-91.88			f _{IN} = 312.5 MHz			

Note 1: Values are over recommended operating conditions.

TABLE 5-8: LVCMOS OUTPUT CHARACTERISTICS FOR V_{DDO} = 3.3V

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage (1 mA load)	V _{OH}	V _{DDO} – 0.1	_	_	V	DC measurement
Output low voltage (1 mA load)	V _{OL}	_	_	0.1	V	DC measurement
Output High Current (Load adjusted to $V_{OUT} = V_{DDO}/2$)	I _{OH}		30	_	mA	DC measurement
Output Low Current (Load adjusted to V _{OUT} = V _{DDO} /2)	I _{OL}	_	34	_	mA	DC measurement
Output impedance	R _O	_	15	_	Ω	DC measurement
Rise time (20% to 80%)	t _R	_	220	310	ps	_
Fall time (20% to 80%)	t _F	_	320	365	ps	_
Output frequency	f _O	0	_	250	MHz	_
Input to output delay	t _{IOD}	1.07	1.28	2.07	ns	_
Output enable time	t _{EN}	_	_	3	cycles	_
Output disable time	t _{DIS}	_	_	3	cycles	_
Additive RMS jitter in 1 MHz to 5 MHz band	t _{j_1M_5M}	_	46	80	fs	Input Clock 25 MHz
Additive RMS jitter in 12 kHz to 5 MHz band	t _{j_12K_5M}	_	56	90	fs	Input Clock 25 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}		60	79	fs	Input Clock 125 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}	_	65	86	fs	Input Clock 125 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	_	61	94	fs	Input Clock 156.25 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}		66	100	fs	Input Clock 156.25 MHz

^{2:} Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mVpp.

^{3:} PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

TABLE 5-8: LVCMOS OUTPUT CHARACTERISTICS FOR $V_{DDO} = 3.3V$

		_	-165	-162		Input clock: 25 MHz
Noise Floor	N _F	_	-160	-156	dBc/Hz	Input clock: 125 MHz
		_	-158	-153		Input clock: 156.25 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-9: LVCMOS OUTPUT CHARACTERISTICS FOR $V_{DDO} = 2.5V$

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage (1 mA load)	V _{OH}	V _{DDO} – 0.1	_	_	V	DC measurement
Output low voltage (1 mA load)	V _{OL}	_	_	0.1	V	DC measurement
Output High Current (Load adjusted to V _{OUT} = V _{DDO} /2)	I _{OH}	_	21	_	mA	DC measurement
Output Low Current (Load adjusted to V _{OUT} = V _{DDO} /2)	I _{OL}	_	25	_	mA	DC measurement
Output impedance	R _O	_	15		Ω	DC measurement
Rise time (20% to 80%)	t _R	_	225	310	ps	_
Fall time (20% to 80%)	t _F	_	320	365	ps	_
Output frequency	f _O	0	_	250	MHz	_
Input to output delay	t _{IOD}	1.10	1.41	2.30	ns	_
Output enable time	t _{EN}	_	_	3	cycles	_
Output disable time	t _{DIS}	_	_	3	cycles	_
Additive RMS jitter in 1 MHz to 5 MHz band	t _{j_1M_5M}	_	51	104	fs	Input Clock 25 MHz
Additive RMS jitter in 12 kHz to 5 MHz band	t _{j_12K_5M}	_	62	111	fs	Input Clock 25 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	_	64	81	fs	Input Clock 125 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}	_	70	88	fs	Input Clock 125 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	_	62	94	fs	Input Clock 156.25 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}		68	100	fs	Input Clock 156.25 MHz
			-164	-161		Input clock: 25 MHz
Noise Floor	N _F	_	-159	-155	dBc/Hz	Input clock: 125 MHz
		_	-158	-153		Input clock: 156.25 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-10: LVPECL OUTPUT CHARACTERISTICS FOR $V_{DDO} = 3.3V$

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage	V _{LVPECL_OH}	1.9	2.08	2.4	V	DC Measurement
Output low voltage	V _{LVPECL_OL}	1.2	1.36	1.7	V	DC Measurement
Output differential swing (Note 2)	V _{LVPECL_SW}	0.6	0.72	0.9	V	DC Measurement
Variation of V _{LVPECL_SW} for complementary output states	ΔV _{LVPECL_SW}	0	0.02	0.07	V	_
Common mode output	V _{CM}	1.6	1.72	2.1	V	_
Output frequency when V _{LVPECL_SW} ≥ 0.6V	f _{MAX_0.6VSW}	_	_	800	MHz	_
Output frequency when V _{LVPECL_SW} ≥ 0.4V	f _{MAX_0.4VSW}	_	_	1600	MHz	_
Rise or fall time (20% to 80%)	t _R /t _F	_	110	170	ps	_
Output frequency	f _O	0	_	1600	MHz	_
Output to output skew	toosk	_	_	40	ps	_
Device to device output skew	t _{DOOSK}	_	_	120	ps	_
Input to output delay	t _{IOD}	0.73	0.87	1.1	ns	_
Output enable time	t _{EN}	_	_	3	cycles	_
Output disable time	t _{DIS}	_	_	3	cycles	_
Addition DMC iittee in 4 MHz 4-		_	68	96	fs	Input clock: 100 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	_	50	64	fs	Input clock: 156.25 MHz
20 WHZ Balla		_	20	32	fs	Input clock: 625 MHz
Addition DMO iittee in 40 ld le te		_	71	101	fs	Input clock: 100 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}	_	55	70	fs	Input clock: 156.25 MHz
25 Will Dalia			25	39	fs	Input clock: 625 MHz
			-161	-159	dBc/Hz	Input clock: 100 MHz
Noise floor	N _F	_	-160	-155	dBc/Hz	Input clock: 156.25 MHz
		_	-155	-151	dBc/Hz	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 \text{ x } (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 5-2.




FIGURE 5-2: Differential Output Voltage Levels.

TABLE 5-11: LVPECL OUTPUT CHARACTERISTICS FOR $V_{DDO} = 2.5V$

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage	V _{LVPECL_OH}	1.1	1.28	1.7	V	DC Measurement
Output low voltage	V _{LVPECL_OL}	0.4	0.57	0.9	V	DC Measurement
Output differential swing (Note 2)	V _{LVPECL_SW}	0.6	0.71	0.9	V	DC Measurement
Variation of V _{LVPECL_SW} for complementary output states	ΔV _{LVPECL_SW}	0	0.02	0.05	V	_
Common mode output	V _{CM}	0.8	0.92	1.2	V	_
Output frequency when V _{LVPECL_SW} ≥ 0.6V	f _{MAX_0.6VSW}	_	_	800	MHz	_
Output frequency when V _{LVPECL_SW} ≥ 0.4V	f _{MAX_0.4VSW}		_	1600	MHz	_
Rise or fall time (20% to 80%)	t _R /t _F	_	120	170	ps	_
Output frequency	f _O	_	_	1600	MHz	_
Output to output skew	toosk			40	ps	_
Device to device output skew	t _{DOOSK}		_	120	ps	_
Input to output delay	t _{IOD}	0.75	0.87	1.1	ns	_
Output enable time	t _{EN}	_	_	3	cycles	_
Output disable time	t _{DIS}		_	3	cycles	_
Additive RMS jitter in 1 MHz to 20 MHz band	^t j_1M_20M		65	91	fs	Input clock: 100 MHz
		_	50	64	fs	Input clock: 156.25 MHz
		_	20	30	fs	Input clock: 625 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	^t j_12k_20M	_	69	99	fs	Input clock: 100 MHz
		_	54	75	fs	Input clock: 156.25 MHz
			26	41	fs	Input clock: 625 MHz
Noise floor	N _F		-161	-159	dBc/Hz	Input clock: 100 MHz
		_	-160	-156	dBc/Hz	Input clock: 156.25 MHz
			-155	-151	dBc/Hz	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

^{2:} Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 \text{ x} (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 5-2.

TABLE 5-12: LVDS OUTPUTS FOR $V_{DDO} = 3.3V$

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage	V _{LVDS_OH}	1.3	1.39	1.47	V	DC Measurement
Output low voltage	V _{LVDS_OL}	1.0	1.07	1.15	V	DC Measurement
Output differential swing (Note 2)	V _{LVDS SW}	0.25	0.32	0.39	V	DC Measurement
Variation of V _{LVDS_SW} for complementary output states	ΔV _{LVDS_SW}	0	0.002	0.01	V	_
Common mode output	V _{CM}	1.15	1.23	1.3	V	_
Variation of V _{CM} for complementary output states	ΔV _{CM}	0	0.001	0.01	٧	_
Output frequency when V _{LVDS_SW} ≥ 250 mV	f _{MAX_0.25} VSW	_	_	800	MHz	_
Output frequency when V _{LVDS_SW} ≥ 200 mV	f _{MAX_0.2VSW}	_	_	1600	MHz	_
Rise or fall time (20% to 80%)	t_R/t_F	_	110	170	ps	_
Output frequency	f _O	0	_	1600	MHz	_
Output to output skew	toosk	_	_	20	ps	_
Device to device output skew	t _{DOOSK}	_	_	130	ps	_
Input to output delay	t _{IOD}	0.76	0.86	1.1	ns	_
Output Short Circuit Current Single- Ended	I _S	-24	_	24	mA	Single-ended outputs shorted to GND
Output Short Circuit Current Differential	I _{SD}	-24	_	24	mA	Complementary outputs shorted
Output enable time	t _{EN}	_	_	3	cycles	_
Output disable time	t _{DIS}	_	_	3	cycles	_
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	_	110	144	fs	Input clock: 100 MHz
		_	63	81	fs	Input clock: 156.25 MHz
		_	21	33	fs	Input clock: 625 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}		115	150	fs	Input clock: 100 MHz
			73	102	fs	Input clock: 156.25 MHz
		_	26	40	fs	Input clock: 625 MHz
Noise floor	N _F	_	-158	-156	fs	Input clock: 100 MHz
			-158	-155	fs	Input clock: 156.25 MHz
			-154	-151	fs	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-13: LVDS OUTPUTS FOR $V_{DDO} = 2.5V$

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage	V _{LVDS_OH}	1.3	1.4	1.5	V	DC Measurement
Output low voltage	V _{LVDS_OL}	0.97	1.05	1.13	V	DC Measurement
Output differential swing (Note 2)	V _{LVDS_SW}	0.25	0.35	0.44	V	DC Measurement
Variation of V _{LVDS_SW} for complementary output states	ΔV _{LVDS_SW}	0	0.001	0.01	V	_

^{2:} Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 \times (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 5-2.

TABLE 5-13: LVDS OUTPUTS FOR $V_{DDO} = 2.5V$ (CONTINUED)

Common mode output	V _{CM}	1.15	1.23	1.3	V	_
Variation of V _{CM} for complementary output states	ΔV _{CM}	0	0.001	0.01	V	_
Output frequency when V _{LVDS_SW} ≥ 250 mV	f _{MAX_0.25VSW}	_	_	800	MHz	_
Output frequency when V _{LVDS_SW} ≥ 200 mV	f _{MAX_0.2VSW}	_	_	1600	MHz	_
Rise or fall time (20% to 80%)	t _R /t _F	_	110	170	ps	_
Output frequency	f _O	0	_	1600	MHz	_
Output to output skew	t _{oosk}	_		20	ps	_
Device to device output skew	t _{DOOSK}	_	_	130	ps	_
Input to output delay	t _{IOD}	0.78	0.86	1.12	ns	_
Output Short Circuit Current Single- Ended	I _S	-24	_	24	mA	Single-ended outputs shorted to GND
Output Short Circuit Current Differential	I _{SD}	-24	_	24	mA	Complementary outputs shorted
Output enable time	t _{EN}	_	_	3	cycles	_
Output disable time	t _{DIS}	_	_	3	cycles	_
A 1 1111 - DA 10 1111 - 1 A 1 A 1 A 1		_	107	140	fs	Input clock: 100 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	t _{j_1M_20M}	_	62	77	fs	Input clock: 156.25 MHz
20 WHZ Band		_	20	31	fs	Input clock: 625 MHz
A 1 1111 - DA40 1111 - 10 111 - 1		_	111	146	fs	Input clock: 100 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	t _{j_12k_20M}	_	66	83	fs	Input clock: 156.25 MHz
20 Wil iz Daliu	<u></u>	_	24	36	fs	Input clock: 625 MHz
		_	-158	-156	fs	Input clock: 100 MHz
Noise floor	N _F	_	-159	-155	fs	Input clock: 156.25 MHz
		_	-155	-151	fs	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-14: HCSL OUTPUTS FOR V_{DDO} = 3.3V

Note 1	Note 1								
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
Output high voltage	V _{HCSL_OH}	0.6	0.85	1.1	V	DC Measurement			
Output low voltage	V _{HCSL_OL}	-0.05	0	0.05	V	DC Measurement			
Output differential swing (Note 2)	V _{HCSL_SW}	0.6	0.85	1.1	V	DC Measurement			
Variation of V _{HCSL_SW} for complementary output states	ΔV _{HCSL_SW}	0	0.003	0.05	V	_			
Common mode output	V _{CM}	0.28	0.43	0.55	V	_			
Variation of V _{CM} for complementary output states	ΔV _{CM}	0	0.002	0.05	٧	_			
Absolute Crossing Voltage	V _{CROSS}	0.320	0.384	0.447	V	_			
Total Variation of V _{CROSS}	ΔV_{CROSS}	_	_	0.127	V	_			
Output frequency	f _{MAX}	0	_	400	MHz	_			
Rise or fall time (20% to 80%)	t _R /t _F	_	143	309	ps	_			
Output to output skew	t _{oosk}			21	ps				

^{2:} Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 \times (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 5-2.

TABLE 5-14: HCSL OUTPUTS FOR $V_{DDO} = 3.3V$ (CONTINUED)

Device to device output skew	t _{DOOSK}			129	ps	_
Input to output delay	t _{IOD}	0.73	0.90	1.08	ns	_
Output enable time	t _{EN}			3	cycles	_
Output disable time	t _{DIS}		_	3	cycles	_
Additive Jitter as per PCle 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_3.0}		20	40	fs	Input clock: 100 MHz
Additive Jitter as per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_4.0}		20	40	fs	Input clock: 100 MHz
Additive Jitter as per PCle 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)	t _{jPCle_5.0}	l	13	19	fs	Input clock: 100 MHz
Additive RMS jitter in 1 MHz to	+		73	104	fs	Input clock: 100 MHz
20 MHz band	t _{j_1M_20M}		53	69	fs	Input clock: 156.25 MHz
Additive RMS jitter in 12 kHz to	+		77	112	fs	Input clock: 100 MHz
20 MHz band	t _{j_12k_20M}	_	64	100	fs	Input clock: 156.25 MHz
Noise floor	N		-161	-159	dBc/Hz	Input clock: 100 MHz
NOISE HOOF	N _F		-159	-155	dBc/Hz	Input clock: 156.25 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-15: HCSL OUTPUTS FOR $V_{DDO} = 2.5V$

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output high voltage	V _{HCSL_OH}	0.6	0.83	1.1	V	DC Measurement
Output low voltage	V _{HCSL_OL}	-0.05	0	0.05	V	DC Measurement
Output differential swing (Note 2)	V _{HCSL_SW}	0.5	0.83	1.1	V	DC Measurement
Variation of V _{HCSL_SW} for complementary output states	ΔV _{HCSL_SW}	0	0.003	0.05	V	_
Common mode output	V _{CM}	0.28	0.42	0.55	V	_
Variation of V _{CM} for complementary output states	ΔV_{CM}	0	0.002	0.05	V	_
Absolute Crossing Voltage	V _{CROSS}	0.260	0.316	0.372	V	_
Total Variation of V _{CROSS}	ΔV_{CROSS}	_	_	0.108	V	_
Output frequency	f _{MAX}	0	_	400	MHz	_
Rise or fall time (20% to 80%)	t _R /t _F		125	162	ps	_
Output to output skew	toosk	_	_	21	ps	_
Device to device output skew	t _{DOOSK}	_	_	129	ps	_
Input to output delay	t _{IOD}	0.76	0.92	1.10	ns	_
Output enable time	t _{EN}	_	_	3	cycles	_
Output disable time	t _{DIS}	_	_	3	cycles	
Additive Jitter as per PCIe 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_3.0}		20	40	fs	Input clock: 100 MHz

^{2:} Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 \times (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 5-2.

TABLE 5-15: HCSL OUTPUTS FOR V_{DDO} = 2.5V (CONTINUED)

Additive Jitter as per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz)	t _{jPCle_4.0}	_	20	40	fs	Input clock: 100 MHz
Additive Jitter as per PCIe 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC)	t _{jPCle_5.0}	_	13	19	fs	Input clock: 100 MHz
Additive RMS jitter in 1 MHz to	_	_	68	95	fs	Input clock: 100 MHz
20 MHz band	t _{j_1M_20M}	_	52	66	fs	Input clock: 156.25 MHz
Additive RMS jitter in 12 kHz to	+	_	72	102	fs	Input clock: 100 MHz
20 MHz band	t _{j_12k_20M}	_	56	71	fs	Input clock: 156.25 MHz
Nician flags	N	_	-161	-158	dBc/Hz	Input clock: 100 MHz
Noise floor	N _F	_	-160	-153	dBc/Hz	Input clock: 156.25 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-16: LVCMOS OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1									
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
Jitter RMS in 12 kHz to 5 MHz	-lz	_	103	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V			
band	t _{J_12k_5M}	_	117	_	15	$V_{DD} = 2.5V, V_{DDO} = 2.5V$			
		_	-75	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz			
		_	-107	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz			
		_	-132	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 \text{ kHz}$			
	N	_	-150	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz			
		_	-162	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz			
		_	-166	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz			
Noise floor		_	-166	_	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @5 MHz$			
Noise 11001	N _F	_	-70	_	UDC/11Z	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz			
		_	-102	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz			
		_	-130	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz			
		_	-149	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz			
		_	-161	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz			
		_	-165			V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz			
			-165	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @5 MHz			

Note 1: Values are over recommended operating conditions.

^{2:} Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 \text{ x } (V_{OH} - V_{OL})$ used in some data sheets. Please refer to Figure 5-2.

TABLE 5-17: LVPECL OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1									
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
Jitter RMS in 12 kHz to 5 MHz	4	_	265	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V			
band	t _{J_12k_5M}	_	213	_	IS	V _{DD} = 2.5V, V _{DDO} = 2.5V			
		_	-75	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz			
		_	-107	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz			
		_	-133	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz			
	N	_	-152	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz			
		_	-157	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz			
		_	-158			V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz			
Noise floor		_	-157	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @5 MHz			
Noise floor	N _F	_	-71	_	UDC/11Z	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz			
		_	-103	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz			
		_	-130	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz			
		_	-151	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz			
		_	-158	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz			
		_	-160			V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz			
		_	-159	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @5 MHz			

Note 1: Values are over recommended operating conditions.

TABLE 5-18: LVDS OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1									
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
Jitter RMS in 12 kHz to 5 MHz	4	_	178	_	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$			
band	t _{J_12k_5M}	_	190	_	15	$V_{DD} = 2.5V, V_{DDO} = 2.5V$			
		_	–75	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz			
		_	-107	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz			
		_	-133	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 \text{ kHz}$			
			-154	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 \text{ kHz}$			
		_	-161	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 \text{ kHz}$			
		_	-161	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 MHz$			
Noise floor	NI	_	-160	_	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @5 MHz$			
Noise 11001	N _F	_	-68	_	UDC/11Z	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz			
		_	-103	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz			
		_	-130	_		V_{DD} = 2.5V, V_{DDO} = 2.5V @1 kHz			
		_	-152	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz			
		_	-161	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz			
		_	-160	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz			
			-159	_		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5 MHz$			

Note 1: Values are over recommended operating conditions.

TABLE 5-19: HCSL OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1									
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition			
Jitter RMS in 12 kHz to 5 MHz	4	_	269	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V			
band	^t J_12k_5M	_	228	_	l is	V _{DD} = 2.5V, V _{DDO} = 2.5V			
		_	-76	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz			
		_	-107	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz			
		_	-133	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz			
		_	-152	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz			
		_	-157	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz			
		_	-157	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz			
Noise floor	N _E	_	-157	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @5 MHz			
Noise 11001	INF	_	-73	_	ubc/112	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz			
		_	-105	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz			
		_	-131	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz			
		_	-151	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz			
		_	-158	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz			
		_	-159			V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz			
			-159	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @5 MHz			

Note 1: Values are over recommended operating conditions.

TABLE 5-20: LVCMOS OUTPUT PHASE NOISE WITH 125 MHZ XTAL

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Jitter RMS in 12 kHz to 5 MHz		_	92	—	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V
band	t _{J_12k_5M}	_	105	_	15	$V_{DD} = 2.5V, V_{DDO} = 2.5V$
		_	-58	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz
		_	-90	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz
		_	-118	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 \text{ kHz}$
		_	-136	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 \text{ kHz}$
		_	-150	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 \text{ kHz}$
		_	-158	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 MHz$
Noise floor	N _E	_	-159	_	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 MHz$
Noise 11001	INF	_	-53	_	UDC/11Z	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz
		_	-86	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz
		_	-113	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz
		_	-134	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz
		_	-148	_		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100 \text{ kHz}$
		_	-157	_	_	V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz
		_	-158	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-21: LVPECL OUTPUT PHASE NOISE WITH 125 MHZ XTAL

Note 1						
Parameter	Symbol	Min	Тур.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz	4	_	76	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V
band	t _{J_12k_5M}	_	86	_	15	V _{DD} = 2.5V, V _{DDO} = 2.5V
		_	-58	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz
		_	-90	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz
		_	-118	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz
	N	_	-140	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 \text{ kHz}$
		_	-154	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 \text{ kHz}$
		_	-159	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz
Noise floor		_	-161	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @10 MHz
Noise 11001	N _F	_	-54	_	ubc/nz	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz
		_	-86	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz
		_	-114	_		V_{DD} = 2.5V, V_{DDO} = 2.5V @1 kHz
		_	-137	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz
		_	-152	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz
		_	-158	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz
		_	-160	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-22: LVDS OUTPUT PHASE NOISE WITH 125 MHZ XTAL

Note 1						
Parameter	Symbol	Min	Тур.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz	4	_	98	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V
band	t _{J_12k_5M}	_	100	_	15	$V_{DD} = 2.5V, V_{DDO} = 2.5V$
		_	-57	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz
		_	-90	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz
		_	-118	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz
		_	-140	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 \text{ kHz}$
		_	-152	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz
		_	-157	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz
Noise floor	N _E	_	-158	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @10 MHz
Noise libbi	INF	_	-54	_	UDC/11Z	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz
		_	-86	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz
		_	-114	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz
		_	-137	_		V_{DD} = 2.5V, V_{DDO} = 2.5V @10 kHz
		_	-153	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz
			-157	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz
		_	-158	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-23: HCSL OUTPUT PHASE NOISE WITH 125 MHZ XTAL

Note 1						
Parameter	Symbol	Min	Тур.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz	4	_	83	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V
band	t _{J_12k_5M}	_	85	_	15	$V_{DD} = 2.5V, V_{DDO} = 2.5V$
		_	-58	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz
		_	-90	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz
		_	-118	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz
		_	-140	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz
		_	-152	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz
		_	-158	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz
Noise floor	N _F	_	-160	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @10 MHz
Noise 11001	INF	_	-54	_	ubc/112	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz
		_	-86	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz
		_	-114	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz
		_	-137	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz
		_	-153	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz
		_	-158	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz
		_	-159	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-24: LVCMOS OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1	Note 1									
Parameter	Symbol	Min	Тур.	Max	Units	Condition				
Jitter RMS in 12 kHz to 5 MHz	4	_	79	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V				
band	t _{J_12k_5M}	_	88	_	15	V _{DD} = 2.5V, V _{DDO} = 2.5V				
		_	-53	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz				
		_	-81	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz				
		_	-111	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz				
		_	-135	_		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 \text{ kHz}$				
		_	-149	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz				
		_	-157	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz				
Noise floor	NI	_	-159	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @10 MHz				
Noise libbi	N _F	_	-53		UDC/11Z	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz				
		_	-82	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz				
		_	-113	_		V_{DD} = 2.5V, V_{DDO} = 2.5V @1 kHz				
		_	-135	_		V_{DD} = 2.5V, V_{DDO} = 2.5V @10 kHz				
		_	-148	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz				
			-156	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz				
			-158			V _{DD} = 2.5V, V _{DDO} = 2.5V @10 MHz				

Note 1: Values are over recommended operating conditions.

TABLE 5-25: LVPECL OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1	Note 1								
Parameter	Symbol	Min	Тур.	Max	Units	Condition			
Jitter RMS in 12 kHz to 5 MHz	4	_	61	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V			
band	^t J_12k_5M	_	68	_	18	V _{DD} = 2.5V, V _{DDO} = 2.5V			
		_	-52	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz			
		_	-80	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz			
		_	-111	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz			
		_	-140	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz			
		_	-153	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz			
		_	-159	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz			
Noise floor	N _E	_	-161	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @10 MHz			
Noise noor	INF	_	-53	_	UDC/11Z	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz			
		_	-81	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz			
		_	-114	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz			
		_	-140	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz			
		_	-151	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz			
		_	-158	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz			
		_	-160	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 MHz			

Note 1: Values are over recommended operating conditions.

TABLE 5-26: LVDS OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1	Note 1								
Parameter	Symbol	Min	Тур.	Max	Units	Condition			
Jitter RMS in 12 kHz to 5 MHz	4	_	79	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V			
band	t _{J_12k_5M}	_	76	_	15	$V_{DD} = 2.5V, V_{DDO} = 2.5V$			
		_	-52	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz			
		_	-81	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz			
		_	-111	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz			
		_	-138	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz			
		_	-148	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz			
		_	-157	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz			
Noise floor	N _E		-159	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @10 MHz			
Noise libbi	INF	_	-52	_	UDC/11Z	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz			
		_	-82	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz			
		_	-113	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz			
		_	-140	_		V_{DD} = 2.5V, V_{DDO} = 2.5V @10 kHz			
		_	-151	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz			
		_	-157	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz			
		_	-159	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 MHz			

Note 1: Values are over recommended operating conditions.

TABLE 5-27: HCSL OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1						
Parameter	Symbol	Min	Тур.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz	4	_	72	_	fs	V _{DD} = 3.3V, V _{DDO} = 3.3V
band	t _{J_12k_5M}	_	72	_	15	V _{DD} = 2.5V, V _{DDO} = 2.5V
		_	-53	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 Hz
		_	-86	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 Hz
		_	-114	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 kHz
		_	-139	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @10 kHz
		_	-148	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @100 kHz
		_	-157	_		V _{DD} = 3.3V, V _{DDO} = 3.3V @1 MHz
Noise floor	N	_	-160	_	dBc/Hz	V _{DD} = 3.3V, V _{DDO} = 3.3V @10 MHz
Noise 11001	N _F	_	-53	_	ubc/112	V _{DD} = 2.5V, V _{DDO} = 2.5V @10 Hz
		_	-86	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 Hz
		_	-115	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 kHz
		_	-140	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 kHz
		_	-151	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @100 kHz
		_	-157	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @1 MHz
		_	-160	_		V _{DD} = 2.5V, V _{DDO} = 2.5V @10 MHz

Note 1: Values are over recommended operating conditions.

TABLE 5-28: SERIAL PERIPHERAL INTERFACE (SPI) TIMING

Note 1						
Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
sck period	tcyc	124	_	_	ns	
sck pulse width low	tclkl	62	_	_	ns	
sck pulse width high	tclkh	62	_	_	ns	
si setup (write) from sck rising edge	trxs	10	_	_	ns	See Figure 5-3 and Figure 5-4
si hold (write) from sck falling edge	trxh	10	_	_	ns	- rigure 3-4
so delay (read) from sck falling edge	txd	_	_	25	ns	
cs_b to output high impedance	tohz	_	_	60	ns	
cs_b setup from sck falling edge (LSB first)	tcssi	20	_	_	ns	Con Figure 5.0
cs_b hold from sck falling edge (LSB first)	tcshi	10	_	_	ns	See Figure 5-3
cs_b setup from sck falling edge (MSB first)	tcssm	20	_	_	ns	Coo Figure F 4
cs_b hold from sck falling edge (MSB first)	tcshm	10	_	_	ns	See Figure 5-4

Note 1: Values are over Recommended Operating Conditions. For LSB first mode timing diagram, refer to Figure 5-3. For MSB first mode timing diagram, refer to Figure 5-4. Values shown are proposed for the data sheet, these values are to be confirmed.




FIGURE 5-3: SPI Timing – LSb First Mode.




FIGURE 5-4: SPI Timing – MSb First Mode.

THERMAL SPECIFICATIONS


Parameter	Symbol	Condition	Value	Units
Maximum Ambient Temperature	T _A	_	85	°C
Maximum Junction Temperature	T _{J(MAX)}	_	125	°C
Package Thermal Resistance, 7x7 VQFN 48-Lead	d	•	•	•
		Still air	21.1	°C/W
Junction to Ambient Thermal Resistance Note 1	θ_{JA}	1m/s airflow	16.6	°C/W
		2.5 m/s airflow	15.0	°C/W
Junction to Board Thermal Resistance	θ_{JB}	_	6.9	°C/W
Junction to Case Thermal Resistance	θ_{JC}	_	12.8	°C/W
Junction to Pad Thermal Resistance Note 2	θ_{JP}	Still air	3.9	°C/W
Junction to Top-Center Thermal Characterization Parameter	Ψ_{JT}	Still air	0.2	°C/W


- Note 1: Theta-JA (θ_{JA}) is the thermal resistance from junction to ambient when the package is mounted on an 4-layer JEDEC standard test board and dissipating maximum power.
 - 2: Theta-JP (θ_{JP}) is the thermal resistance from junction to the center exposed pad on the bottom of the package).

6.0 PACKAGE OUTLINE

6.1 Package Marking Information

48-Lead VQFN*





Legend: XX...X Product code or customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)

* This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.


•, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar () and/or Overbar () symbol may not be to scale.

48-Lead Very Thin Plastic Quad Flat, No Lead Package (MAC) - 7x7x1 mm Body [VQFN] With 5.1 mm Exposed Pad; Microsemi Legacy Package


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-25407 Rev B Sheet 1 of 2

48-Lead Very Thin Plastic Quad Flat, No Lead Package (MAC) - 7x7x1 mm Body [VQFN] With 5.1 mm Exposed Pad; Microsemi Legacy Package

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX		
Number of Terminals	N		48			
Pitch	е		0.50 BSC			
Overall Height	Α	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Length	D	7.00 BSC				
Exposed Pad Length	D2	5.00	5.10	5.20		
Overall Width	Е	7.00 BSC				
Exposed Pad Width	E2	5.00	5.10	5.20		
Terminal Width	b	0.16 0.23 0.30				
Terminal Length	L	0.35 0.40 0.45				
Terminal-to-Exposed-Pad	K		0.55 REF			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-25407 Rev B Sheet 2 of 2

48-Lead Very Thin Plastic Quad Flat, No Lead Package (MAC) - 7x7x1 mm Body [VQFN] With 5.1 mm Exposed Pad; Microsemi Legacy Package

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Optional Center Pad Width	X2			5.20
Optional Center Pad Length	Y2			5.20
Contact Pad Spacing	C1		6.90	
Contact Pad Spacing	C2		6.90	
Contact Pad Width (Xnn)	X1			0.30
Contact Pad Length (Xnn)	Y1			0.85
Contact Pad to Center Pad (Xnn)	G1	0.43		
Contact Pad to Contact Pad (Xnn)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-27407 Rev B

		_	_	$\overline{}$	
N	()		_`	•	•

APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS20006803A (11-27-23)		Converted Microsemi data sheet ZL40230 to Microchip DS20006803A. Minor text changes throughout.

PRODUCT IDENTIFICATION SYSTEM

 $\label{thm:condition} \text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. }$

DART NO		v	v		Examp	les:	
Device: Chip Carrier Type:	LVDS/	Package kkew, Low Additive HCSL Fanout Buff			,	30LDG1:	ZL40230, Leadless Chip Carrier, 48-Lead VQFN Package, 260/ Tray, Pb Free with Matte Sn Lead Finish Equating to RoHS e3 ZL40230, Leadless Chip Carrier, 48-Lead VQFN Package, 3,000/ Reel, Pb Free with Matte Sn Lead Finish Equating to RoHS e3
Package:	D = 48-Lead V	'QFN Package					Timor Equating to Norto co
Media Type:	G = 260/Tray F = 3,000/Ree	el			Note 1:	catalog identifie	d Reel identifier only appears in the part number description. This r is used for ordering purposes and is
Finish:	1 = Pb Free w	vith Matte Sn Lead	d Finish Equating	to RoHS e3		your Mic	ed on the device package. Check with crochip Sales Office for package lity with the Tape and Reel option.

7	L4	U	2	3	V
	ᆫᆠ	U	L	J	U

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPlC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-3523-9

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820