

# EtherCAT P<sup>®</sup>, UART, and Motor Control Application Example

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3844-1

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

### **Preface**

### **NOTICE TO CUSTOMERS**

All documentation becomes dated, and this manual is no exception. Microchip tools and documentation are constantly evolving to meet customer needs, so some actual dialogs and/or tool descriptions may differ from those in this document. Please refer to our web site (www.microchip.com) to obtain the latest documentation available.

Documents are identified with a "DS" number. This number is located on the bottom of each page, in front of the page number. The numbering convention for the DS number is "DSXXXXXA", where "XXXXX" is the document number and "A" is the revision level of the document.

For the most up-to-date information on development tools, see the MPLAB<sup>®</sup> IDE online help. Select the Help menu, and then Topics to open a list of available online help files.

### INTRODUCTION

This chapter contains general information that will be useful to know before using the EtherCAT P<sup>®</sup> technology. Items discussed in this chapter include:

- Document Layout
- · Conventions Used in this Guide
- The Microchip Web SiteThe Microchip Web Site
- Development Systems Customer Change Notification Service
- Customer Support
- Document Revision History

### **DOCUMENT LAYOUT**

This document describes how to use EtherCAT P that includes a UART interface and motor control circuitry to operate a motor using the EtherCAT<sup>®</sup> protocol in an industrial or commercial environment.

- Chapter 1. "Overview" Shows a brief description of EtherCAT P and the other features used in the application example.
- Chapter 2. "System Requirements" Describes the list of requirements used for the development of EtherCAT P based application.
- Chapter 3. "Schematics Design" Description of the EtherCAT P schematics.
- Chapter 4. "PCB Layout" Describes the PCB layout of the EtherCAT P.
- Chapter 5. "Software" Describes the software and firmware required for operation of the EtherCAT P.
- Chapter 6. "Hardware Testing" Describes the basic flow for testing the Ether-CAT P.
- Appendix A. "Schematics" This appendix shows the schematics of the Ether-CAT P board.

### **CONVENTIONS USED IN THIS GUIDE**

This manual uses the following documentation conventions:

### **DOCUMENTATION CONVENTIONS**

Description	Represents	Examples	
Arial font:	1		
Italic characters	Referenced books	MPLAB <sup>®</sup> IDE User's Guide	
	Emphasized text	is the only compiler	
Initial caps	A window	the Output window	
	A dialog	the Settings dialog	
	A menu selection	select Enable Programmer	
Quotes	A field name in a window or dialog	"Save project before build"	
Underlined, italic text with right angle bracket	A menu path	<u>File&gt;Save</u>	
Bold characters	A dialog button	Click <b>OK</b>	
	A tab	Click the <b>Power</b> tab	
N'Rnnnn	A number in verilog format, where N is the total number of digits, R is the radix and n is a digit.	4'b0010, 2'hF1	
Text in angle brackets < >	A key on the keyboard	Press <enter>, <f1></f1></enter>	
Courier New font:			
Plain Courier New	Sample source code	#define START	
	Filenames	autoexec.bat	
	File paths	c:\mcc18\h	
	Keywords	_asm, _endasm, static	
	Command-line options	-Opa+, -Opa-	
	Bit values	0, 1	
	Constants	0xff, 'A'	
Italic Courier New	A variable argument	file.o, where file can be any valid filename	
Square brackets [ ]	Optional arguments	mcc18 [options] file [options]	
Curly brackets and pipe character: {   }	Choice of mutually exclusive arguments; an OR selection	errorlevel {0 1}	
Ellipses	Replaces repeated text	<pre>var_name [, var_name]</pre>	
	Represents code supplied by user	<pre>void main (void) { }</pre>	

### THE MICROCHIP WEB SITE

Microchip provides online support via our web site at <a href="https://www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### DEVELOPMENT SYSTEMS CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

The Development Systems product group categories are:

- Compilers The latest information on Microchip C compilers, assemblers, linkers and other language tools. These include all MPLAB C compilers; all MPLAB assemblers (including MPASM assembler); all MPLAB linkers (including MPLINK object linker); and all MPLAB librarians (including MPLIB object librarian).
- **Emulators** The latest information on Microchip in-circuit emulators. This includes the MPLAB REAL ICE and MPLAB ICE 2000 in-circuit emulators.
- In-Circuit Debuggers The latest information on the Microchip in-circuit debuggers. This includes MPLAB ICD 3 in-circuit debuggers and PICkit 3 debug express.
- MPLAB IDE The latest information on Microchip MPLAB IDE, the Windows Integrated Development Environment for development systems tools. This list is focused on the MPLAB IDE, MPLAB IDE Project Manager, MPLAB Editor and MPLAB SIM simulator, as well as general editing and debugging features.
- Programmers The latest information on Microchip programmers. These include production programmers such as MPLAB REAL ICE in-circuit emulator, MPLAB ICD 3 in-circuit debugger and MPLAB PM3 device programmers. Also included are non-production development programmers such as PICSTART Plus and PIC-kit 2 and 3.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

### **DOCUMENT REVISION HISTORY**

Revision	Section/Figure/Entry	Correction
DS50002825A (11-12-18)	Initial document release	



# **Table of Contents**

Preface	3
Introduction	
Document Layout	3
Conventions Used in this Guide	
The Microchip Web Site	
Development Systems Customer Change Notification Service	
Customer Support	
Document Revision History	
Chapter 1. Overview	
1.1 Introduction	9
1.2 Audience	
1.3 References	9
1.4 Terms and Abbreviations	10
Chapter 2. System Requirements	
2.1 Introduction	11
2.2 System Block Diagram	12
Chapter 3. Schematics Design	
3.1 EtherCAT P <sup>®</sup> Schematics	
3.1.1 LAN9252	
3.1.2 MCP16301	
3.1.4 MCP8026	
Chapter 4. PCB Layout	
4.1 Introduction	17
4.1.1 Baseline Wander	
Chapter 5. Software	
5.1 EtherCAT P <sup>®</sup> Software Requirements	23
5.1.1 dsPIC33 SDK	
5.1.2 EEPROM Programming	
5.1.3 Example	24
Chapter 6. Hardware Testing	0.5
6.1 Introduction	
6.1.2 dsPIC33EP256MC504	
Appendix A. Schematics	
Worldwide Sales and Service	34

EtherCAT	P <sup>®</sup> , UART,	and Motor	Control	Application	Example

NOTES:



# Chapter 1. Overview

### 1.1 INTRODUCTION

This application example is intended for an EtherCAT P<sup>®</sup>-based application. The EtherCAT P standard enables devices to receive power and data using the same EtherCAT P cables. This can simplify the system design with multiple industrial devices spread across the entire industrial system. Controlling a motor or communicating with a UART device are two examples of devices that can utilize the EtherCAT P standard.

This document describes the development process to provide a deeper understanding of the design.

The application example provides the following features:

- LAN9252 2-/3-port EtherCAT slave controller (ESC)
- Two EtherCAT ports with EtherCAT P connectors
- · A UART port
- dsPIC33EP256MC504, which is a 16-bit microcontroller with DSC engine optimized for motor control applications
- MCP16301H, which is a DC-DC converter with 4V-30V input voltage and up to 600 mA output current
- · PWM and GPIO output

### 1.2 AUDIENCE

Recipients of this material are expected to have an interest in one or more of the following areas: EtherCAT P, EtherCAT Motor Control, EtherCAT Serial Ports, and/or dsPIC motor control.

The recipient will either be working with the board and materials described in this document or be looking to implement the same within their own design. In such cases, we invite customers to discuss with their local Embedded Systems Engineer and use our free LANCheck<sup>®</sup> design review services. Links to all resources can be found on the Microchip web site.

### 1.3 REFERENCES

Concepts and materials available in the following documents may be helpful when reading this document. Visit www.microchip.com for the latest documentation.

- LAN9252 Data Sheet
- dsPIC33EP256MC504 Data Sheet
- MCP16301H Data Sheet
- dsPIC33 SDK User's Guide
- · LAN9252 schematic, placement, and routing checklist

### 1.4 TERMS AND ABBREVIATIONS

- BLDC Brushless Direct Current
- ESC EtherCAT slave controller
- EtherCAT P Power over EtherCAT
- EVB Engineering Validation Board
- SDK Software Development Kit
- SPI Serial Peripheral Interface
- TVS Transient Voltage Suppression
- UART Universal Asynchronous Receiver-Transmitter



# **Chapter 2. System Requirements**

### 2.1 INTRODUCTION

A typical design project starts with an initial list of project requirements, which is refined as more detail is provided during the review process.

This section outlines the system design requirements for this project.

The system should:

- Implement an EtherCAT P application that utilizes two EtherCAT P ports with industry standard connectors
- Include an RS-232 converter
- · Include a motor control supporting circuit
- Have a controller that interfaces EtherCAT data, motor control, and RS-232 controller
- Operate from the power extracted through the EtherCAT P connectors
- · Have separate LEDs for indication for port 1, port 2, and run/error
- · Have general purpose I/Os and a PWM output

### 2.2 SYSTEM BLOCK DIAGRAM

Figure 2-1 shows the system block diagram.

EtherCAT. P EtherCAT. P ALT4532 ALT4532 ALT4532 24V 24V Source Source I<sup>2</sup>C LAN9252 25MHz 24V SPI DSC1001 MCP16301 dsPIC33EF 25MHz **PWM** UART MCP8026 ISL3330 Gate Drive RS-232 3 Phase BLDC Motor

FIGURE 2-1: SYSTEM BLOCK DIAGRAM

At the top of the block diagram are the industry EtherCAT P connectors, which allow EtherCAT data and the 24V supply voltage to the entire system. Output signals from the EtherCAT P connectors are passed through the capacitors and low pass filters to separate into data and power signals. The data is connected to the transmit and receive channels of the LAN9252 ESC. The pins (TX+, TX-, RX+, and RX-) require protection that is provided by the TVS diodes between two lines and Schottky diodes between the line and the ground.

The 24V is divided into two electrically isolated supply systems: Us and Up. The Us supplies 24V/3A power to the system and sensors; whereas, the Up supplies 24V/3A power to the periphery and actuators. A digital signal processor (DSP) microcontroller (MCU), dsPIC33EP256MC504, is connected to LAN9252 that runs the EtherCAT slave stack. The MCU controls a 3-phase DC motor and transmits EtherCAT data over UART to a PC. The demonstration software allows TwinCAT to switch on or off motor and to control its speed.

The MCP16301H is a DC-DC buck regulator module for converting 24V supply to 3.3V at 600mA.



# **Chapter 3. Schematics Design**

# 3.1 ETHERCAT P® SCHEMATICS

### 3.1.1 LAN9252

Component selection starts by looking at the list of the requirements to identify components that could be used for the application. At the center of the design is a LAN9252 ESC.

The LAN9252 is used for this design because it is an EtherCAT slave transceiver with dual integrated PHYs. It supports 4-process data interfaces: SPI, SQI, HBI, and a 16-bit digital I/O. This design uses the SPI bus because it provides a low pin count synchronous slave interface that facilitates communication between LAN9252 ESC and dsPIC MCU.

Based on the EtherCAT P standard requirements, the signals received over the EtherCAT P interface should be split into data and power lines. The data is transmitted to the ESC and two separate power signals of 24V/3A each is supplied to the internal circuitry, external sensors (Us), and local actors (Up). Figure 3-1 shows the block diagram of the arrangement. As shown in **Appendix A. "Schematics"**, L2, L4, C9, L11, L12, and C77 form second order LC filters. These filters separate the 24V DC supply voltage. Capacitors C16, C18, C79, and C80 blocks the DC voltage.




FIGURE 3-1: ETHERCAT P® POWER INPUT BLOCK DIAGRAM

EtherCAT P systems must be designed to protect sensitive communication circuitry from transient events, such as Cable Discharge Events (CDE), or Electrostatic Discharge (ESD) events. CDEs are caused when the high voltage signals make contact through the Ethernet cable. The TVS and Schottky diodes, D14 through D19, provides protection against the transient events.

### 3.1.2 MCP16301

The MCP16301/H devices are high-input voltage step-down regulators, which are capable of supplying 600 mA to a regulated output voltage from 2.0V to 15V. Internally, the trimmed 500 kHz oscillator provides a fixed frequency, while the peak current mode control architecture varies the duty cycle for output voltage regulation. An internal floating driver is used to turn the high-side integrated N-Channel MOSFET on and off. The power for this driver is derived from an external boost capacitor whose energy is supplied from a fixed voltage ranging from 3.0V to 5.5V, which is typically the input or output voltage of the converter.

The MCP16301 integrates an N-Channel MOSFET. A high-side supply is needed to drive the gate of the N-Channel MOSFET above the input voltage to turn it on. This example uses the 3.3V output voltage to charge the boost capacitor (C4) while the inductor current flows, clamping the SW node to a diode drop below ground. Prior to startup, there is no inductor current, so an internal precharged circuit charges the boost cap up to a minimum threshold. Once C4 is charged, NMOS can be turned on, ramping current into the inductor. The D1 diode is used to provide a charging path for the C4 capacitor, while current is flowing through the inductor.

The R1 and R3 sense resistors set the output at 3.3V according to Equation 3-1.

### **EQUATION 3-1:**

$$RTOP = RBOT \times (((VOUT)/(VFB)) - 1)$$

Where, VFB = 0.8V is the reference voltage of the FB pin.

The external divider resistors have no effect on system gain, so a wide range of values can be used. A 10  $k\Omega$  resistor is recommended as a good trade-off for quiescent current and noise immunity.

Internally, approximately half of the inductor current downslope is summed with the internal current sense signal. For the proper amount of slope compensation, it is recommended to keep the inductor downslope current constant by varying the inductance with VOUT. For the 3.3V output, a 15 µH inductor is recommended.

The input capacitor must filter the high-input ripple current because of pulsing or chopping the input voltage. A low Equivalent Series Resistance (ESR), preferably a ceramic capacitor, is recommended. The necessary capacitance is dependent on the maximum load current and source impedance. Minimum capacitance at light load is  $2.2 \, \mu F$ .

The output capacitor helps in providing a stable output voltage during sudden load transients and reduces the output voltage ripple. The minimum value of the output capacitance is limited to 20  $\mu$ F, due to the integrated compensation of the MCP16301.

The freewheeling diode creates a path for inductor current flow after the internal switch is turned off. The efficiency of the converter is a function of the forward drop voltage value and speed of the freewheeling Schottky diode.

For detailed information, see the MCP16301 Data Sheet (DS25004).

### 3.1.3 dsPIC33EP256MC504

The dsPIC33EP256MC504 MCU runs the EtherCAT slave stack. It receives data and command from the EtherCAT master and controls the external motor by outputting three sets of PWM signals for the 3-phase BLDC motor. According to the system requirements, the MCU also implements bridging between EtherCAT and RS232 interfaces.

### 3.1.4 MCP8026

The MCP8026 is a 3-phase brushless DC (BLDC) motor gate driver with integrated power module. Along with the dsPIC33EP256MC504 MCU, it provides the necessary drive signals to drive a 3-phase BLDC motor. The MCP8026 contains the high-side and low-side drivers for external N-channel MOSFETs. The dsPIC MCU supplies the PWM inputs to the MCP8026.

The major internal blocks of this device include a voltage bias generator and a motor control unit.

### 3.1.4.1 BIAS GENERATOR

MCP8026 contains two internal low drop outs (LDOs), 5V and 12V output voltage, and an internal buck switch mode power supply (SMPS).

The 5V rail is used for bias of the internal current sense amplifier and the gate control. A minimum of 4.7 µF ceramic output capacitance is required for the 5V LDO.

The 12V rail is used for bias of the 3-phase power MOSFET bridge. It can supply up to 30 mA of load current. A 10 µF ceramic output capacitance is required for the 12V LDO.

The internal SMPS is capable of supplying 750 mW of power to an external load at 460 kHz switching frequency with an input voltage of 6V. An external inductor is used at the LX pin for the SMPS block.

The maximum inductor value for the operation in discontinuous conduction mode can be determined by using Equation 3-2.

### **EQUATION 3-2:**

$$LMAX \le (Vo \times ((1 - V0)/(Vin)) \times T)/(2 \times locrit)$$

Using the LMAX inductor value ensures discontinuous conduction mode operation for output load currents below the critical current level, locrit.

An internally unregulated charged pump is utilized to boost the input to the 12V LDO during low input conditions. A typical charge pump flying capacitor (C29 and C30 as shown in Figure A-3) is a  $0.1-1.0~\mu F$  ceramic capacitor.

The device has an internal temperature sensor. If the temperature rises above the threshold, all functions are turned off and the device signals the MCU using the DE2 pin. The MCU should take the appropriate action.

### 3.1.4.2 MOTOR CONTROL

Each motor phase is driven with external NMOS/PMOS MOSFET pairs. A low-side and a high-side gate driver control these MOSFET pairs. The gate drivers are controlled directly by the digital input pins PWM[1:3]H/L. A logic high turns the associated gate driver on, and a logic low turns the associated gate driver off. The PWM[1:3]H/L digital inputs are equipped with internal pull-down resistors. The low-side gate drivers are biased by the 12V LDO output. The high-side gate drivers are a floating drive biased by a bootstrap capacitor circuit. The bootstrap capacitor is charged by 12V LDO whenever the accompanying low-side MOSFET is turned on.

For detailed information, see the *MCP8026 Data Sheet (DS20005905)*. It shows the detailed component calculations.

# Chapter 4. PCB Layout

### 4.1 INTRODUCTION

Input to the PCB layout process includes component signal connectivity (netlist), mechanical requirements, and electrical constraints. As part of the electrical constraints, signals that need special attention include high frequency signals, high power rails, and analog signals.

All the VDD pins should directly be routed into a solid +3.3V power plane, and the pin-to-plane trace should be short and wide. All the decoupling capacitors should be placed near the VDD pins and should have short and direct connections to each power plane (+3.3V and digital ground plane). The VDDCR pins must be routed with a heavy, wide trace with multiple vias to the three decoupling capacitors and the single bulk capacitor associated with it. All three pins and the capacitors should be routed directly into a solid, +1.2V power plane. The digital and analog ground pins should be tied together and should be connected directly into a solid, contiguous, internal ground plane.

To reduce the noise and improve the EMC/EMI test results, a separate power and a ground layer should be used; hence, six layers are used.

TABLE 4-1: ETHERCAT P APPLICATION EXAMPLE STACK-UP

Layer	Туре	Description
1	Signal	Signal layer
2	Ground	Ground layer
3	Signal	Signal layer
4	Signal	Signal layer
5	Power	Power layer
6	Signal	Signal layer

The layer information and other physical requirements, such as trace width and spacing, via sizes, and component spacing, are added as constraints into the PCB layout tool used.

The board's layout is shown in Figure 4-1 through Figure 4-6.

FIGURE 4-1: TOP LAYER




FIGURE 4-2: GROUND LAYER




FIGURE 4-3: SIGNAL LAYER




FIGURE 4-4: SIGNAL LAYER




FIGURE 4-5: POWER LAYER





FIGURE 4-6: SIGNAL LAYER



### 4.1.1 Baseline Wander

EtherCAT is a baseband transmission system where the MLT-3 signals are centered around 0 Hz. In the EtherCAT PHY, the data is passed through the scrambler that allows the signals to be centered around 0 Hz and eliminates the DC offset. The scrambler does this by spreading the signal power more uniformly over the entire channel bandwidth. When a stream of data pattern known as "killer packets" (long periods of +1 or -1) is sent through the EtherCAT cable and the Ethernet transformer, it causes the MLT-3 signals to accumulate a significant DC offset since the transformer is high pass in nature. This causes the signals to drop from baseline or to wander away from the baseline. On the receive side, this signal results in bit error. The LAN9252 ESC corrects the baseline wander (BLW) and can receive ANSI 3 263-1995 FDDI-TD PMD defined killer packet. However, the board layout also plays an important role to correct BLW. A user can follow these recommendations to correct BLW.

Avoid referencing Ethernet signals to ground. To do that, in the ground layer (2<sup>nd</sup> layer), no ground and power plane should be extended under the TX and RX differential pair and magnetics. Figure 4-7 shows the void area in the red square.





FIGURE 4-7: VOID AREA UNDERNEATH ETHERNET SIGNALS

• Increase series capacitor values from 1  $\mu$ F to 10  $\mu$ F to improve BLW. Figure 4-8 shows the series capacitors, C56, C57, C62, C63 and C38, C41, C48, C45 in the red square.

FIGURE 4-8: SERIES CAPACITORS



- Use a transformer with minimum 350 uH OCL. Drop in the Ethernet signals is directly related to Ethernet magnetics' open circuit inductance (OCL). An Ethernet transformer with the lower inductance value may result in failure of BLW.
- Minimize the distance between LAN9252 and the EtherCAT P connectors.
- Do not route differential pairs under parts. Do not cross TX/RX lines with other PCB traces unless the differential pair (TX+/- or RX+/-) should be routed away from all other signals and close together.
- Keep both traces of each differential pair as identical to each other as possible.
- · Route each differential pair on the same PCB layer.

The example board passes the BLW test by employing the above recommendations.



# Chapter 5. Software

# 5.1 ETHERCAT P® SOFTWARE REQUIREMENTS

Several software components are required, including dsPIC33 SDK, EEPROM programming, and a system application.

### 5.1.1 dsPIC33 SDK

The dsPIC33 SDK is an EtherCAT software stack for the LAN9252 device written for the dsPIC33 device. The SDK implements the EtherCAT slave functions that can communicate with the EtherCAT master.

The SDK is available from www.microchip.com web site. It includes a quick start guide that explains the steps to:

- Install TwinCAT (EtherCAT master) drivers on a PC that acts as an EtherCAT master
- 2. Generate the slave source files using the SSC® tool
- 3. Integrate dsPIC33EP256MC504 MCU configuration files in the slave source files generated in step 2
- 4. Compile the MPLAB X<sup>®</sup> IDE based project and program it on a demo board
- 5. Scan the EtherCAT slave device from TwinCAT
- 6. Program EEPROM with ESI
- 7. Run the example


There are several source files required to develop the EtherCAT slave project. To speed up the process, the EtherCAT.org web site provides the SSC tool, which uses a graphical user interface or GUI-based approach to select the required parameters to generate the source files.

### 5.1.2 **EEPROM Programming**

Once the SDK is programmed on the dsPIC MCU, the system requires that the on-board EEPROM be programmed with EtherCAT Slave Information (ESI). When the system starts, the EtherCAT master, TwinCAT in this case, reads the LAN9252 ESC profile using the LAN9252's internal register.

### 5.1.3 Example

FIGURE 5-1: ETHERCAT P SETUP



The system illustrates a motor control application using EtherCAT communication. The application example board is an EtherCAT slave device, which receives data from the EtherCAT master (that is, TwinCAT) and controls the 3-phase BLDC motor. The motor can be switched on and off and can change the speed. For UART communication, the data can be transmitted between TwinCAT and the HyperTerminal PC application.



# **Chapter 6. Hardware Testing**

### 6.1 INTRODUCTION

During hardware testing, the various system functional blocks should be verified, starting with the power supply.

### 6.1.1 Power Supply

The MCP16301H input voltage should be tested for the correct 24V supply voltage. Confirm that the output voltage is 3.3V using a digital voltmeter. Also, confirm 3.3V supply voltage to all the digital ICs such as, dsPIC33EP256MC504, MCP8026, LAN9252, and so on. The power supply verification should include verifying the voltage, ripple, and operation under various load conditions, including the maximum rated load.

### 6.1.2 dsPIC33EP256MC504

A simple software routine should be done on the MCU to test the following parts:

- On-board debug LED. This LED can be used to test if the MCU is running. A small
  program can be run on the MCU, which causes the debug LED to blink at a particular frequency. This test validates that the MCU is programmed successfully and
  working properly.
- UART. Successful transmission and reception of data from a PC to the ESC confirms that the UART connections are correct.
- Motor control. Correct connections and component selection for the motor control circuit must be ensured.

Once correct operation of individual parts is verified, the software SDK should be programmed on the board and tested for the complete functionality.


EtherCAT	P <sup>®</sup> , UART,	and Motor	Control	Application	Example


NOTES:



# Appendix A. Schematics

This appendix shows the schematics of the EtherCAT P board.










FIGURE A-4:

**MOSFETS, UART, AND 3.3V REGULATOR** 



**Schematics** 



NOTES:	



# **Worldwide Sales and Service**

### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

**Atlanta** Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200 Malaysia - Kuala Lumpur

Tel: 60-3-7651-7906 **Malaysia - Penang** Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Spain - Madrid

Romania - Bucharest Tel: 40-21-407-87-50

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg

Tel: 46-31-704-60-40 **Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820