

PD70101 and PD70201 PD Device Layout Guidelines

Introduction

This application note provides a detailed layout guidelines for the implementation of a Power over Ethernet (PoE) PD device DC-DC PD system, based on Microchip's PD70101 and PD70201 combined PD and PWM controller devices.

Microchip's PD70101 and PD70201 devices are part of a device family, which are targeted for realizing the 802.3at standard PD interface.

The following table summarizes Microchip PD products offerings.

Table 1. Microchip Powered Device Products Offerings

Part	Type	Package	IEEE 802.3af	IEEE 802.3at	HDBaseT (PoH)	UPoE
PD70100	Front End	3 mm × 4 mm 12L DFN	x	—	—	—
PD70101	Front End + PWM	5 mm × 5 mm 32L QFN	x	—	—	—
PD70200	Front End	3 mm × 4 mm 12L DFN	x	x	—	—
PD70201	Front End + PWM	5 mm × 5 mm 32L QFN	x	x	—	—
PD70210	Front End	5 mm × 5 mm 16L DFN	x	x	x	x
PD70210A	Front End	4 mm × 5 mm 16L DFN	x	x	x	x
PD70210AL	Front End	5 mm × 7 mm 38L QFN	x	x	x	x
PD70211	Front End + PWM	6 mm × 6 mm 36L MLPQ	x	x	x	x
PD70224	Ideal Diode Bridge	7.5 mm × 10 mm 52L MLP	x	x	x	x

Note: Due to their high-power handling capability, ensure to follow the guidelines specified in this application note to have noise robustness and a solution with good thermal behavior.

Microchip offers PD devices that integrate the front-end PD and the PWM into the product package. Additionally, Microchip offers standalone front-end PD devices that require an external PWM IC to convert the high PoE voltage down to the regulated supply voltage used by the application. The front-end section provides the necessary detection, classification, power up functions, and operating current levels that are compliant with the listed standards. The PWM section controls the conversion of the PoE high voltage down to regulated supply voltage used by the application. Microchip offers a complementary product for PoE PD applications, the PD70224 Ideal Diode Bridge, which is a low-loss alternative to the dual diode bridges for input polarity protection.

Microchip offers complete reference design packages and Evaluation Boards (EVBs). For access to these design packages, device datasheets, or application notes, consult your local Microchip Client Engagement Manager or visit our website at www.microchip.com/poe. For technical support, consult your local Embedded Solutions Engineers or go to microchipsupport.force.com/s/.

Table of Contents

Introduction.....	1
1. Layout Guidelines.....	3
1.1. Input Stage.....	4
1.2. PD70101/PD70201.....	5
1.3. DC-DC Converter Stage.....	5
1.4. Sense Resistors.....	7
1.5. Primary and Secondary FETs.....	8
1.6. Isolation.....	9
1.7. Driving.....	9
1.8. Snubbers.....	10
1.9. Heat Sinking.....	10
1.10. Design Example.....	10
2. References.....	14
3. Revision History.....	15
The Microchip Website.....	16
Product Change Notification Service.....	16
Customer Support.....	16
Microchip Devices Code Protection Feature.....	16
Legal Notice.....	16
Trademarks.....	17
Quality Management System.....	17
Worldwide Sales and Service.....	18

1. Layout Guidelines

The PD70101/PD70201 ICs have the following four types of ground.

- **VPNI**
VPNI is the negative side of the voltage received from the PSE side. It is connected to VPNO through the isolation switch. This switch is ON till the voltage is a valid PSE voltage.
- **VPNO**
VPNO is the negative side voltage, which is the output of the PD device front end. It is connected to VPNI through the isolation switch.
- **PWM controller Power Ground (PGND)**
DC-DC power circuitry must be referenced to this ground. The DV/DT FETs gate driving signals are returned through this ground pin.
- **Quiet ground (GND)**
PWM controller quiet ground used for the return path of the low power control signals. PWM controller quiet ground used for the return path of the low power control signals.

The GND and PGND pins are connected in a single point to the PCB to eliminate the high current signals affecting the control signals.

To realize IEEE 802.3at standard, PD system usually has another ground type, that is the secondary ground of the DC-DC converter. The secondary ground must obtain 1500Vrms isolation from all the preceding ground types.


The PD70101/PD70201 structure is listed as follows.

- The device is comprised of dual dies such as, the PD front-end die and PWM controller die.
- Ten pins on the left-hand side of the package belong to PD front-end die. These are pin 31 to pin 32 and pin 1 to pin 8. In addition, the thermal pad—pin 33 in the schematics is also referenced to PD front-end and is internally connected to VPNI signal.
- The rest of the pins belong to PWM controller die.

Figure 1-3 shows the current flow through these stages for the PD70201EVB60F12 evaluation board.


The following figure shows the PD70201 system details.

Figure 1-1. System Based on PD70201



The following figure shows the power loops and power flow of PD70201EVB60F12 EVB board.

Figure 1-2. PD70201EVB60F12 EVB Power Loops and Power Flow



The generic parts of PD are listed as follows.

- Input stage
- DC-DC converter stage
- Output stage

1.1 Input Stage

The input stage consists of the following elements.

- Input RJ45 connectors
- Line transformer
- Diode bridge
- Common mode choke
- PD70101/PD70201 device
- Bulk capacitor for DC-DC input filter

In this set of elements, the current floats in continuous form (non-switched).

Place the first four elements next to each other, to enable the common mode choke to filter the noise close to RJ45 connector.

To have low radiation design, the layout of the positive input and of the negative input should be in a differential form. That is, the positive rail must be tight as compared to the negative one. See the blue and the red lines in [Figure 1-3](#).

Among the preceding elements, the diode bridges and PD device are the only elements that dissipate high power and get heated up. Therefore, the copper land for heat sinking must be maintained. Surge protection components must have shortest path to input RJ45 connector and to earth ground. They must be physically located before rectifier bridge and the remaining downstream components.

1.2 PD70101/PD70201

- The PD70101/PD70201 power dissipation is a function of the device's switching FET resistance and system current.

$$P = SW_RDSon \times (\text{Maximum current})^2$$
- Place the PD70101/PD70201 device and its peripheral on top, so that the lower layer is used as a power dissipation layer. Keep it in as a solid VPNI potential.
- The vias under the device are used for heat transfer between the layers.
- If there are inner layers, use them for extended copper land under the device to improve heat dissipation.
- Place VPNI/Vpp capacitors close to the PD70101/PD70201, between pin 5 and pin 32.
- Place PD70101/PD70201 bypass capacitors close to the device.


Note: Although the PD device is the controller of the DC-DC converter, its location must be determined by its conducting features. A proper layout allows the control from a distance.

1.3 DC-DC Converter Stage

The following figure shows two current pathways of driver's power section. When primary FET is ON, the current flows through input ON loop. When Primary FET is OFF, the current flows through output OFF loop.

Locating the components close to each other within a loop, allows a shorter current loop. As a result, high currents remain in the driver's power block (and out of ground return path of quiet components). For the ON loop, place Cin, power transformer, sense resistors, and primary FET close to each other. For the OFF loop, place power XFMR, Sync FET, and Cout close to each other.

Figure 1-3. Current Path During ON/OFF Times




1.3.1 Traces

The following figure shows the high current traces. It is marked in red and highlighted by a yellow background.

Make all high current traces short and direct. The trace thickness must withstand its current values with low temperature rise.

Figure 1-4. High Current Traces Layout



Note: The power flows out of VPNo signal and not PGND.

1.4 Sense Resistors

Sensing the primary loop current is done using 1%, ± 100 ppm low resistance resistors connected as a shunt.

The following figure shows the right way to layout the power supply sense resistors.

Calculate sense resistor power dissipation to choose the resistor size and the number of resistors according to the calculation result.

The sense resistors' voltage is in the range of 0 mV to 200 mV and exists in an environment of fast transitions of up to 160 V. The form of the current sense signal is important, and its integrity must be maintained. Thus, the sense voltage traces layout should be maintained carefully.


To simplify the integrity challenge, PD70101/PD70201 has a differential sampling mechanism built of CSP and CSN pins.

Route differential traces from sense resistor terminals to CSN and CSP input pins. They must be connected as a Kelvin connection, close to the resistor's pads and must not be a part of the high current path to the resistors. This way, the voltage measurement is not influenced by voltage drop on the high-power traces.

The two lines must be routed together, close to each other, to maintain good noise immunity. For the resistor high current trace, use a wide trace or copper planes to decrease trace voltage drop.

The following figure shows the sense resistor layout.

Figure 1-5. Sense Resistor Layout




1.5 Primary and Secondary FETs

The primary and the secondary FETs are high power devices. FET must have a copper land to enable power dissipation from it to the environment.

Copper land is a function of the FET package power consumption and the system requirements.


The following figure shows the DC-DC converter MOSFET layout. Calculate DC-DC converter FET power dissipation to choose MOSFET's package and thermal pad size according to calculation results. If two MOSFETs are used, connect them in parallel.

Figure 1-6. MOSFET Layout



Note: See MOSFET manufacturers information for designing proper thermal pads. There must be 1" x 1" thermal pad with vias to the opposite side of the board connecting to the additional thermal pads.

Figure 1-7. Thermal Resistance Versus Drain Pad Area for D2PAK Package



1.6 Isolation

For an isolated DC-DC design such as Flyback, the isolation level is based on IEEE 802.3at standard. IEEE 802.3at standard defines that the 1500Vrms isolation must be obtained between all the accessible external conductors including the frame ground (if any), RJ45 connector leads, and all internal leads of the PD such as the secondary side traces.

Isolation must be maintained between Flyback converter's primary and secondary sides and between the frame ground and the secondary side.

1500Vrms isolation is obtained by a gap of 60 mil between the traces of the primary domain and the secondary domain.


The isolation line of separation should include power transformer, secondary gate pulse transformer, opto-couplers, and primary/secondary 2000 V capacitor.

The capacitor must be placed close to the power transformer to help fight the conducted emission issues, if raised.

Do not mix the two isolated sides. Mixing the sides might cause the signals to mix and lead to difficulty in maintaining the isolation.

Use a physical isolation line as shown in the following figure.

Figure 1-8. Isolation Line



A plane layout under the primary and the secondary sides of the power transformer must not be present.

1.7 Driving

Gate drive pulses are supplied to the primary and secondary gates and are generated by the PWM controller section of the PD70101/PD70201 devices.

To increase the efficiency and decrease the temperature rise of the FETs, obtain the fast slew rate pulses.

The PD70101/PD70201 device drivers have internal serial output resistance. You may need to use extra driving components to overcome this internal resistance and the distance of the controller from the FETs. For proper operation of the driving elements, pull-up transistor, pull-down transistor, and bypass capacitor must be placed close to the referenced FET.

1.8 Snubbers


Snubbers are elements that protect the FETs from high voltage spikes, produced due to system parasite. For example, in the primary domain, the transformer inductance reaction to current switching creates high voltage spikes.

To overcome this issue, snubber is placed in parallel to the transformer's primary winding and must be placed close to it. The proximity is important to reduce the voltage spikes on the drain and source of the primary FET.

The lower side of the transformer yields a low inductance connection. The snubber consists of the serial resistor and capacitor (RC snubber), resistor-capacitor-diode (RCD), or active snubber that also uses inductor. The secondary side snubber is an RC snubber. It must be placed close to the secondary FET, between the drain and the source.

The following figure shows the snubbers location.

Figure 1-9. Snubbers Location



1.9 Heat Sinking

The following components dissipate the major power portion and result in heating up.

- Primary FET
- Secondary FET
- Power transformer
- PD70x01 device
- Primary snubber components
- Secondary snubber components

The board design must provide an adequate copper land for dissipating the heat of those components. Vias under the device are used for heat transfer between layers. Use 25 mil vias for effective heat transfer between the layers. Use the external layers for heat dissipation and the internal layers for good heat transfer.

1.10 Design Example

The following figures show the layout of PD70201EVB60F12 evaluation board. This board can be ordered from Microchip.

Figure 1-10. PD70201EVB60F12 EVB PCB Silk Top




Figure 1-11. PD70201EVB60F12 EVB PCB Top




Figure 1-12. PD70201EVB60F12 EVB PCB Layer 2




Figure 1-13. PD70201EVB60F12 EVB PCB Layer 3




Figure 1-14. PD70201EVB60F12 EVB PCB Bottom Layer 4





Figure 1-15. PD70201EVB60F12 EVB PCB Silk Bottom Mirror



2. References

- *PD70101/PD70201 Datasheet*
- *PD70201EVB60F12 Evaluation Board User Guide*
- *AN3468 Designing a Type 1/2 802.3 or HDBaseT Type 3 Powered Device Front End Using PD702x0 and PD701x0 ICs*
- *AN3471 Designing a Type 1/2 802.3 or HDBaseT Type 3 Powered Device Using PD702x1 and PD701x1 ICs*

3. Revision History

Revision	Date	Description
A	July 2020	The following is a summary of changes in revision A of this document. <ul style="list-style-type: none">• The document was migrated to Microchip template.• The document number was changed from PD70101A_PD70201_AN208 to DS00003551 and AN-208 to AN3551.• Removed device footprint information and added it to the device datasheet.
1.0	December 2012	Initial release—preliminary version

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6409-9

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820