LAN9252 SOC Porting Guidelines

Author: Riyas Kattukandan

Microchip Technology, Inc.

INTRODUCTION

This document describes the guidelines for creating hardware abstraction layer/PDI driver files for SSC for LAN9252. This document includes the following topics:

- LAN9252 Architecture on page 2
- Beckhoff's SSC Architecture on page 4
- LAN9252 Hardware Abstraction Layer on page 4
- Guidelines for porting LAN9252-PIC32_SDK_Vx.x to other SOCs on page 5

Abbreviations

SPI - Serial peripheral interface

HBI - Hub bus interface

ESC - EtherCAT® core

CSR - Control and status register


SSC - Slave Stack Code

HAL - Hardware Abstraction Layer

LAN9252 ARCHITECTURE

The LAN9252 can be configured to different modes as per EEPROM configuration. Further details can be found within the LAN9252 data sheet. Figure 1 provides an internal block diagram of the LAN9252. The LAN9252 can operate in Microcontroller, Expansion, or Digital I/O mode, as displayed in Figure 2

FIGURE 1: LAN9252 BLOCK DIAGRAM



Microcontroller Mode

The LAN9252 communicates with the microcontroller through an SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 8- or 16-bit microprocessors and microcontrollers as well as 32-bit microprocessors with an 8- or 16-bit external bus.

Alternatively, the device can be accessed via SPI or Quad SPI, while also providing up to 16 inputs or outputs for general purpose usage.


Expansion Mode

While the device is in SPI or Quad SPI mode, a third networking port can be enabled to provide an additional MII port. This port can either be connected to an external PHY, to enable star or tree network topologies, or to another LAN9252 to create a four port solution. This port can be configured for the upstream or downstream direction.

Digital I/O Mode

For simple digital modules without microcontrollers, the LAN9252 can operate in Digital I/O Mode where 16 digital signals can be controlled or monitored by the EtherCAT master. Six control signals are also provided.

FIGURE 2: LAN9252 MODES




SSC is applicable in Microcontroller mode and expansion mode where Microprocessor/Microcontroller interface (PDI) is available.

BECKHOFF'S SSC ARCHITECTURE

Figure 3 illustrates the Beckhoff SSC Architecture. The SSC code can be downloaded from the EtherCAT Technology Group website: https://www.ethercat.org/. For integrating SSC code with LAN9252, Hardware Abstraction Layer (PDI-XXXXhw.*) to access ESC has to be defined.

FIGURE 3: BECKHOFF'S SSC ARCHITECTURE



LAN9252 HARDWARE ABSTRACTION LAYER

These are the function to be defined in XXXXhw.* to access the SSC.

- UINT8 HW_Init(void);
- 2. void HW_Release(void);
- 3. UINT16 HW_GetALEventRegister(void);
- 4. UINT16 HW_GetALEventRegister_Isr(void);
- void HW_ResetALEventMask(UINT16 intMask);
- 6. void HW_SetALEventMask(UINT16 intMask);
- 7. void HW_EscRead(MEM_ADDR * pData, UINT16 Address, UINT16 Len);
- 8. void HW_EscReadIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len);
- 9. void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len);
- 10. void HW_EscWritelsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len);
- 11. void HW_DisableSyncManChannel(UINT8 channel);
- 12. void HW_EnableSyncManChannel(UINT8 channel);
- 13. TSYNCMAN ESCMEM *HW_GetSyncMan(UINT8 channel);
- 14. Interrupts for IRQ, SYNC0 and SYNC1
- 15. Timer Interrupt.

GUIDELINES FOR PORTING LAN9252-PIC32_SDK_VX.X TO OTHER SOCS

LAN9252 Hardware Initialization

- 1. EtherCAT core register read/write.
- 2. Protection of CSR registers.

SOCs can access LAN9252 using different types Process Data Interfaces (PDI) like HBI, SPI or SQI.

The hardware and software details for various PDI are defined in AN1907 "Microchip LAN9252 Migration from Beckhoff ET1100".

ESC Register Read/Write

There are two types of registers available in the LAN9252:

1. Directly accessible registers.

FIGURE 4: DIRECTLY ACCESSIBLE REGISTERS

Address	Register Name (Symbol)		
000h-01Ch	EtherCAT Process RAM Read Data FIFO (ECAT_PRAM_RD_DATA)		
020h-03Ch	EtherCAT Process RAM Write Data FIFO (ECAT_PRAM_WR_DATA)		
050h	Chip ID and Revision (ID_REV)		
054h	Interrupt Configuration Register (IRQ_CFG)		
058h	Interrupt Status Register (INT_STS)		
05Ch	Interrupt Enable Register (INT_EN)		
064h	Byte Order Test Register (BYTE_TEST)		
074h	Hardware Configuration Register (HW_CFG)		
084h	Power Management Control Register (PMT_CTRL)		
08Ch	General Purpose Timer Configuration Register (GPT_CFG)		
090h	General Purpose Timer Count Register (GPT_CNT)		
09Ch	Free Running 25MHz Counter Register (FREE_RUN)		
Reset Register			
1F8h	Reset Control Register (RESET_CTL)		
EtherCAT Registers			
300h	EtherCAT CSR Interface Data Register (ECAT_CSR_DATA)		
304h	EtherCAT CSR Interface Command Register (ECAT_CSR_CMD)		
308h	EtherCAT Process RAM Read Address and Length Register (ECAT_PRAM_RD_ADDR_LEN)		
30Ch	EtherCAT Process RAM Read Command Register (ECAT_PRAM_RD_CMD)		
310h	EtherCAT Process RAM Write Address and Length Register (ECAT_PRAM_WR_ADDR_LEN)		
314h	EtherCAT Process RAM Write Command Register (ECAT_PRAM_WR_CMD)		

2. Indirectly accessible registers – All EtherCAT core registers

Using EtherCAT CSR Interface Command Register (ECAT_CSR_CMD) and EtherCAT CSR Interface Data Register (ECAT_CSR_DATA) to perform read and write operations with the EtherCAT Core registers and Process Data RAM Access.

The indirectly accessible EtherCAT Core CSRs are accessed at address 0h through 0FFFh and via EtherCAT Core CSR Registers (Indirectly Addressable).

The EtherCAT Core Process Data RAM can be accessed indirectly via the EtherCAT CSR Interface Data Register (ECAT_CSR_DATA) and EtherCAT CSR Interface Command Register (ECAT_CSR_CMD), starting at 1000h.

Refer LAN9252 datasheet for more detailed description.

ESC READ

To perform a read of an individual EtherCAT Core register, the read cycle must be initiated by performing a single write to the EtherCAT CSR Interface Command Register (ECAT_CSR_CMD) with the CSR Busy (CSR_BUSY) bit set, the CSR Address (CSR_ADDR) field set to the desired register address, the Read/Write (R_nW) bit set, and the CSR Size (CSR_SIZE) field set to the desired size.


Valid data is available for reading when the CSR Busy (CSR_BUSY) bit is cleared, indicating that the data can be read from the EtherCAT CSR Interface Data Register (ECAT_CSR_DATA).

Valid data is always aligned into the lowest bits of the EtherCAT CSR Interface Data Register (ECAT_CSR_DATA).

For example, Read 0x1000 register with length 4:

- Write 0xc0041000 Register address 0x0304 (ECAT_CSR_CMD)
- · Wait for Busy bit(CSR_BUSY) to clear
- Read 0x0300(ECAT_CSR_DATA) register for data

FIGURE 5: CSR READ



ESC WRITE REGISTER

To perform a read of an individual EtherCAT Core register, the read cycle must be initiated by performing a single write to the EtherCAT CSR Interface Command Register (ECAT_CSR_CMD) with the CSR Busy (CSR_BUSY) bit set, the CSR Address (CSR_ADDR) field set to the desired register address, the Read/Write (R_nW) bit set and the CSR Size (CSR_SIZE) field set to the desired size.


To perform a write to an individual EtherCAT Core register, the desired data must first be written into the EtherCAT CSR Interface Data Register (ECAT_CSR_DATA). Valid data is always aligned into the lowest bits of the EtherCAT CSR Interface Data Register (ECAT_CSR_DATA). The write cycle is initiated by performing a single write to the EtherCAT CSR Interface Command Register (ECAT_CSR_CMD) with the CSR Busy (CSR_BUSY) bit set, the CSR Address (CSR_ADDR)field set to the desired register address, the Read/Write (R_nW) bit cleared and the CSR Size (CSR_SIZE) field set to the desired size. The completion of the write cycle is indicated by the clearing of the CSR Busy (CSR_BUSY) bit.

Below figure illustrates the process required to perform a EtherCAT Core CSR write. Minimum wait periods are required where noted, as specified in the LAN9252 data sheet, under Table 5-2 "Read After Write Timing Rules."

For example, Write 4 bytes in 0x1000 Register Address:

- Write Data to be written in the register 0x0300
- Write 0x80041000 in 0x0304 Register
- · Wait for Bust bit clear to complete write operation

FIGURE 6: CSR WRITE



The host interfaces that are disabled during the reset state/power on, the BYTE_TEST register (0x64) can be used to determine when the device has exited the reset state. So, polling the register BYTE_TEST can be used to determine whether LAN9252 is in READY state. For more details check BYTE_TEST register in the datasheet.


Interrupts

All interrupts have to be configured during hardware initialization.

PDI INTERRUPT

The programmable system interrupts are generated internally by the various device sub-modules and can be configured to generate a single external host interrupt via the IRQ interrupt output pin. The programmable nature of the host interrupt provides the user with the ability to optimize performance dependent upon the application requirements. The IRQ interrupt buffer type, polarity and de-assertion interval are modifiable. The IRQ interrupt can be configured as an opendrain output to facilitate the sharing of interrupts with other devices. All internal interrupts are mask able and capable of triggering the IRQ interrupt.

FIGURE 7: PDI INTERRUPT



If the application running on the SOC requires AL Event Interrupt, then the IRQ line should be connected to microcontroller input interrupt. The configuration of IRQ can be done using INTERRUPT CONFIGURATION REGISTER (IRQ_CFG) - 0x54 and INTERRUPT ENABLE REGISTER (INT_EN) - 0x5C. For more details, see the LAN9252 data-sheet.

DC - SYNC0 AND SYNC1

If the application running on the SOC requires Distributed clock, then SYNC0 and SYNC1 should be connected to the microcontroller's interrupts lines. Refer to LAN9252 datasheet for configuration of SYNC0 and SYNC1.

TIMER

SSC has a variable which will count every millisecond, which can be implemented either timer interrupt or polling method. The interrupt/polling mode can be selected in the SSC Tool before creating the slave stack code.

SSC will access EtherCAT core registers from both interrupt context and polling mode. So, the ECAT_CSR_CMD and ECAT_CSR_DATA registers hast be protected against simultaneous access which can corrupt the state machine inside the slave stack code.

For example, while reading 0x120 register, if an interrupt comes after updating 0x120 into the ECAT_CSR_CMD, then any ESC access (read/write) due to ISR routine will overwrite the ECAT_CSR_CMD register to some other content (for example, 0x220), then read data from ECAT_CSR_DATA register should be some other register data.

This can be avoided by disabling the interrupt routine while accessing any EtherCAT core register. However, any missed interrupts due to interrupt routine disable should be checked and handled in the polling mode by checking the interrupt line in between every CSR read and write operations. It is handled in LAN9252 SDK1.0 by checking the interrupt line (GPIO) after reading/writing EtherCAT core register.

The LAN9252 SDK 1.0 is compatible for PIC32MX512L. If the any other SOCs are using, then 9252_HW.C, 9252_HW.h, main.c and SPI/HBI drivers have to be modified.

AN1995

APPENDIX A: APPLICATION NOTE REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
Rev. A, Sept. 2015	Initial release.	

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, Iogo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-770-6

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453

Los Angeles Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100

Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongging Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15