
Hardware Design Checklist

1.0 INTRODUCTION

This document provides a hardware design checklist for the Microchip KSZ8041FTL. These checklist items should be followed when utilizing the KSZ8041FTL in a new design. A summary of these items is provided in [Section 9.0, "Hardware Checklist Summary," on page 16](#). Detailed information on these subjects can be found in the corresponding section:

- [General Considerations on page 1](#)
- [Power on page 1](#)
- [Ethernet Signals on page 3](#)
- [Clock Circuit on page 8](#)
- [Digital Interfaces on page 11](#)
- [Startup on page 14](#)
- [Miscellaneous on page 15](#)

2.0 GENERAL CONSIDERATIONS

2.1 Pin Check

Check the pinout of the part against the data sheet. Ensure all pins match the data sheet and are configured as inputs, outputs, or bidirectional for error checking.

2.2 Ground

- The **GND** pins should be connected to the solid ground plane on the board.
- It is recommended that all ground connections be tied together to the same ground plane. Separate ground planes are not recommended.


3.0 POWER

- The analog supply, **VDDA_3.3**, requires a connection to **VDDA** (created from +3.3V through a ferrite bead). Bulk capacitance should be placed on each side of the ferrite bead. Generally, a 100-220 Ω (at 100 MHz) ferrite bead is used.
- The **VDDA_3.3** pins should include one set of 0.1 μ F and 22 μ F capacitors to decouple the device. The 22 μ F is the bulk capacitor, and the 0.1 μ F is the decoupling capacitor for the second **VDDA_3.3** pin. The capacitor size should be SMD_0603 or smaller.
- **VDDIO_3.3** should be connected to the board's +3.3V supply. The **VDDIO_3.3** pin should include one set of capacitors: 22 μ F as the bulk capacitor, and the 0.1 μ F as the decoupling capacitor for the second **VDDIO_3.3** pin.
- **V1.8_OUT** is used to provide bypassing for the on-chip +1.8V core regulator. This pin requires a 0.1 μ F bypass capacitor. This capacitor should be located as close as possible to the pin without using vias. In addition, pin 6 requires a bulk capacitor placed as close as possible to the pin. The bulk capacitor should have a value from 1.0 μ F to 2.2 μ F, and have an Equivalent Series Resistance (ESR) of no more than 1.0 Ω . Microchip recommends a very low ESR ceramic capacitor for design stability. Other values, tolerances, and characteristics are not recommended.
- **V1.8_OUT** should be connected to the **VDD_1.8** pin through a ferrite bead and a 0.1 μ F bypass capacitor. **V1.8_OUT** also should be connected to the two **VDDA_1.8** pins through a ferrite bead and a 0.1 μ F bypass capacitor.

KSZ8041FTL

The power and ground connections are shown in [Figure 3-1](#).

FIGURE 3-1: POWER AND GROUND CONNECTIONS




4.0 ETHERNET SIGNALS

4.1 PHY Interface

- **TX+** (pin 12): This pin is the transmit twisted pair output positive connection from the internal PHY. For copper connections, a 49.9Ω (1.0%) termination resistor AC coupled to the digital ground through a $0.1\mu\text{F}$ capacitor is required on this pin. For fiber connections, a 49.9Ω (1.0%) termination resistor AC coupled to the analog 3.3V supply through a $0.1\mu\text{F}$ capacitor is required on this pin.
- **TX-** (pin 11): This pin is the transmit twisted pair output negative connection from the internal PHY. For copper connections, a 49.9Ω (1.0%) termination resistor AC coupled to the digital ground through a $0.1\mu\text{F}$ capacitor is required on this pin. For fiber connections, a 49.9Ω (1.0%) termination resistor AC coupled to the analog 3.3V supply through a $0.1\mu\text{F}$ capacitor is required on this pin.
- For copper Ethernet transmit channel connection and termination details, refer to [Figure 4-1](#).
- **RX+** (pin 10): This pin is the receive twisted pair input positive connection to the internal PHY. A 49.9Ω (1.0%) termination resistor AC coupled to the digital ground through a $0.1\mu\text{F}$ capacitor is required on this pin.
- **RX-** (pin 9): This pin is the receive twisted pair input negative connection to the internal PHY. A 49.9Ω (1.0%) termination resistor AC coupled to the digital ground through a $0.1\mu\text{F}$ capacitor is required on this pin.
- For copper Ethernet receive channel connection and termination details, refer to [Figure 4-2](#).
- On transmit fiber connections, the TX+, TX-, RX+, and RX- connections need a series $0.1\mu\text{F}$ capacitor after the 49.9Ω termination resistors for voltage balancing with the fiber transceiver.
- For fiber Ethernet channel connections, refer to [Figure 4-3](#).

FIGURE 4-1: COPPER TRANSMIT CHANNEL CONNECTIONS AND TERMINATIONS



KSZ8041FTL

FIGURE 4-2: COPPER RECEIVE CHANNEL CONNECTIONS AND TERMINATIONS





FIGURE 4-3: FIBER CONNECTIONS AND TERMINATIONS



4.2 Magnetics Connection - Copper Ethernet Only

- The center tap connection on the KSZ8041FTL side for the transmit channel must be connected to **VDDA** (created from +3.3V) directly. The transmit channel center tap of the magnetics also connects to the receive channel center tap of the magnetics. In addition, a 10 μF capacitor is required from the receive channel center tap of the magnetics to digital ground.
- The center tap connection on the cable side (RJ45 side) for the transmit channel should be terminated with a 75Ω resistor through a 1000 pF, 2 kV capacitor to chassis ground.
- The center tap connection on the cable side (RJ45 side) for the receive channel should be terminated with a 75Ω resistor through a 1000 pF, 2 kV capacitor to chassis ground.
- Only one 1000 pF, 2 kV capacitor to chassis ground is required. It is shared by both TX and RX center taps.
- Assuming the design of an end-point device (NIC):


KSZ8041FTL

- Pin 1 of the RJ45 is TX+ and should trace through the magnetics to TX+ (pin 12) of the KSZ8041FTL.
- Pin 2 of the RJ45 is TX- and should trace through the magnetics to TX- (pin 11) of the KSZ8041FTL.
- Pin 3 of the RJ45 is RX+ and should trace through the magnetics to RX+ (pin 10) of the KSZ8041FTL.
- Pin 6 of the RJ45 is RX- and should trace through the magnetics to RX- (pin 9) of the KSZ8041FTL.
- When using the device in the Auto MDIX mode of operation, the use of an Auto MDIX style magnetics module (TX channels and RX channels are symmetrical with each other) is required.

4.3 RJ45 Connector

- Pins 4 and 5 of the RJ45 connector interface to one pair of unused wires in CAT-5 type cables. These should be terminated to chassis ground through a 1000 pF, 2 kV capacitor. There are two methods of accomplishing this:
 - Pins 4 and 5 can be connected together with two 49.9Ω resistors. The common connection of these resistors should be connected through a third 49.9Ω resistor to the 1000 pF, 2 kV capacitor.
 - For a lower component count, the resistors can be combined. The two 49.9Ω resistors in parallel perform like a 25Ω resistor. The 25Ω resistor in series with the 49.9Ω resistor causes the entire circuit to function as a 75Ω resistor. So, by shorting pins 4 and 5 together on the RJ45 and terminating them with a 75Ω resistor in series with the 1000 pF, 2 kV capacitor to chassis ground, an equivalent circuit is created.
- Pins 7 and 8 of the RJ45 connector interface to one pair of unused wires in CAT-5 type cables. These should be terminated to chassis ground through a 1000 pF, 2 kV capacitor. There are two methods of accomplishing this:
 - Pins 7 and 8 can be connected together with two 49.9Ω resistors. The common connection of these resistors should be connected through a third 49.9Ω resistor to the 1000 pF, 2 kV capacitor.
 - For a lower component count, the resistors can be combined. The two 49.9Ω resistors in parallel perform like a 25Ω resistor. The 25Ω resistor in series with the 49.9Ω resistor causes the entire circuit to function as a 75Ω resistor. So, by shorting pins 7 and 8 together on the RJ45 and terminating them with a 75Ω resistor in series with the 1000 pF, 2 kV capacitor to chassis ground, an equivalent circuit is created.
- The RJ45 shield should be attached directly to chassis ground.


FIGURE 4-4: RJ45 CONNECTIONS



4.4 Fiber Connection

- VCC is 3.3V or 5V based on the fiber transceiver.
- R1, R2, R3, and R4 are based on the termination requirements for the fiber transceiver's TD+ and TD- signals. Refer to the fiber transceiver's data sheet for actual values.
- R5, R6, R7, and R8 are based on the termination requirements for the fiber transceiver's RD+ and RD- signals. Refer to the fiber transceiver's data sheet for actual values.
- R9 and R10 are used as a resistive voltage divider to align the transceiver SD voltage swing with the KSZ8041FTL's FXSD voltage thresholds. For the latest specifications, refer to the latest *KSZ8041FTL Data Sheet*.

FIGURE 4-5: FIBER CONNECTIONS




KSZ8041FTL

5.0 CLOCK CIRCUIT

5.1 Crystal and External Oscillator/Clock Connections for MII Mode

- When using the KSZ8041FTL in MII mode, a 25.000 MHz (± 50 ppm) crystal should be used to provide the clock source. For exact specifications and tolerances, refer to the latest revision of the *KSZ8041FTL Data Sheet*.
- Alternatively, a 25.000 MHz 3.3V clock oscillator may be used to provide the clock source for the KSZ8041FTL. When using a single-ended clock source, **XO** (pin 14) should be left floating as a No Connect (NC).
- **XI/REFCLK** (pin 15) is the clock circuit input for the KSZ8041FTL device. This pin requires a capacitor to ground. One side of the crystal connects to this pin.
- **XO** (pin 14) is the clock circuit output for the KSZ8041FTL device. This pin requires a capacitor to ground. One side of the crystal connects to this pin.
- Since every system design is unique, the capacitor values are system-dependent, based on the CL specification of the crystal and the stray capacitance value. The PCB design, crystal, and layout all contribute to the characteristics of this circuit.


FIGURE 5-1: CRYSTAL AND OSCILLATOR CONNECTIONS FOR MII MODE



5.2 External Clock Oscillator Connections for RMII Mode

- A 50.000 MHz external clock oscillator may be used to provide the clock source for the KSZ8041FTL in RMII mode. The clock oscillator must provide a 50.000 MHz clock for the PHY and RMII MAC in the design. For exact specifications and tolerances, refer to the latest revision of the device data sheet. Please note that in RMII mode, the 50 MHz clock must be an external clock source. A 50 MHz crystal cannot be used.
- **XI/REFCLK** (pin 15) is the clock circuit input.
- **XO** (pin 14) is the clock circuit output. When using a single-ended clock source, **XO** should be left floating as a No Connect (NC).
- Since every system design is unique, the PCB design, oscillator, and layout all contribute to the characteristics of this circuit. Once the board is complete and operational, it is up to the system engineer to analyze this circuit in a lab environment. The system engineer should verify the frequency, stability, and voltage level of the circuit to guarantee that it meets all design criteria as presented in the data sheet.

FIGURE 5-2: CLOCK OSCILLATOR CONNECTIONS FOR RMII MODE




Note: KSZ8041FTL supports RMII normal mode (50 MHz mode) only.

5.3 External Clock Oscillator Connections for SMII Mode

- Either a 125.000 MHz external clock oscillator or a 125 MHz clock from the MAC may be used to provide the clock source for the KSZ8041FTL in SMII mode. If a clock oscillator is used for the KSZ8041FTL clock source, the clock oscillator must provide a 125.000 MHz clock for the KSZ8041FTL and SMII MAC in the design. If the MAC provides the KSZ8041FTL clock source, the MAC must provide a 125 MHz clock to the KSZ8041FTL. For exact specifications and tolerances, refer to the latest revision of the device data sheet.
- **CLOCK** (pin 15) is the clock circuit input.
- The MAC should provide a 12.5 MHz sync pulse to the KSZ8041FTL SYNC (pin 36).
- **XO** (pin 14) should be left floating as a No Connect (NC).
- **CONFIG[2:0]** straps (pins 27, 41, and 40 respectively) should be set to '010' for SMII mode.
- Since every system design is unique, the PCB design, oscillator, and layout all contribute to the characteristics of this circuit. Once the board is complete and operational, it is up to the system engineer to analyze this circuit in a lab environment. The system engineer should verify the frequency, stability, and voltage level of the circuit to guarantee that it meets all design criteria as presented in the data sheet.

FIGURE 5-3: CLOCK CONNECTIONS FOR SMII MODE



6.0 DIGITAL INTERFACES

6.1 MII Interface

- When utilizing either an external MII MAC interface or an MII connector, [Table 6-1](#) indicates the proper connections for the 17 signals, including two management pins (MDC, MDIO).

TABLE 6-1: MII CONNECTIONS

From:	Connects to:
KSZ8041FTL	MI I MAC Device
RXD0 (pin 23)	RXD<0>
RXD1 (pin 22)	RXD<1>
RXD2 (pin 21)	RXD<2>
RXD3 (pin 20)	RXD<3>
RXDV (pin 27)	RX_DV
RXER (pin 29)	RX_ER
RXC (pin 28)	RX_CLK
TXD0 (pin 35)	TXD<0>
TXD1 (pin 36)	TXD<1>
TXD2 (pin 38)	TXD<2>
TXD3 (pin 39)	TXD<3>
TXEN (pin 34)	TX_EN
TXC (pin 33)	TX_CLK
CRS (pin 41)	CRS
COL (pin 40)	COL
MDIO (pin 18)	MDIO
MDC (pin 19)	MDC

- The KSZ8041FTL does not provide a TX_ER pin (Transmit error functionality on MII bus). Therefore, the TX_ER contact on the MII connector should be a No Connect (NC). Please visit the MAC interface's data sheet for details on the TX_ER connection.
- Provisions should be made for series terminations for all outputs on the MII interface. Series resistors will enable the designer to closely match the output driver impedance of the KSZ8041FTL and the PCB trace impedance to minimize ringing on the signals. Exact resistor values are application-dependent and must be analyzed in-system. A suggested starting point for the value of these series resistors is 33Ω.
- The series terminations on the TXD0, TXD1, TXD2, TXD3, and TX_EN lines should be placed close to the MAC.
- The series terminations on the TXC, RXC, RXD0, RXD1, RXD2, RXD3, RXDV, RXER, CRS, and COL lines should be placed close to the KSZ8041FTL.

KSZ8041FTL

6.2 RMII Interface

- When using an external RMII MAC interface, [Table 6-2](#) indicates the proper connections for the 10 signals, including two management pins (MDC, MDIO).

TABLE 6-2: RMII CONNECTIONS

From:	Connects to:
KSZ8041FTL	RMII MAC Device
XI/REFCLK (pin 15)	REF_CLK
RXD0 (pin 23)	RXD<0>
RXD1 (pin 22)	RXD<1>
CRSDV (pin 27)	CRS_DV
RX_ER (pin 29)	RX_ER
TXD0 (pin 35)	TXD<0>
TXD1 (pin 36)	TXD<1>
TX_EN (pin 34)	TX_EN
MDIO (pin 18)	MDIO
MDC (pin 19)	MDC

- Provisions should be made for the series terminations for all outputs on the RMII interface. Series resistors will enable the designer to closely match the output driver impedance of the KSZ8041FTL and PCB trace impedance to minimize ringing on these signals. Exact resistor values are application-dependent and must be analyzed in-system. A suggested starting point for the value of these resistors is 33Ω.
- The series termination on the REFCLK pin should be placed close to the source, either the MAC or the oscillator/crystal.
- The series terminations on the RXD0, RXD1, CRSDV, and RXER lines should be placed close to the KSZ8041FTL.
- The series terminations on the TXD0, TXD1, and TX_EN lines should be placed close to the MAC.
- Unused output pins TXC, RXD3, RXD2, RXC, CRS, and COL can be left floating when there is no configuration strap tied to the pin. Unused input pins TXD3 and TXD2 should be grounded.

6.3 SMII Interface

- When utilizing either an external SMII MAC interface or an SMII connector, the following table indicates the proper connections for the 17 signals, including two management pins (MDC, MDIO).

TABLE 6-3: SMII CONNECTIONS

From:	Connects to:	
KSZ8041FTL	SMII MAC Device	Notes
CLOCK (pin 15)	CLOCK	125 MHz Reference Clock
SYNC (pin 36)	SYNC	12.5 MHz Sync
TX (pin 35)	TX	Data from MAC to PHY
RX (pin 23)	RX	Data from PHY to MAC

- Provisions should be made for series terminations for all outputs on the SMII interface. Series resistors will enable the designer to closely match the output driver impedance of the KSZ8041FTL and the PCB trace impedance to minimize ringing on the signals. Exact resistor values are application-dependent and must be analyzed in-system. A suggested starting point for the value of these series resistors is 33Ω.
- In the case of the MAC supplying the reference clock to the KSZ8041FTL, the series termination on the CLOCK line should be placed close to the MAC. In the case an external oscillator is used for the reference clock of both the KSZ8041FTL and MAC, use equivalent terminations from the oscillator to both the MAC CLOCK and the KSZ8041FTL CLOCK.
- The series termination on the RX line should be placed close to the KSZ8041FTL.
- The series terminations on the SYNC and TX lines should be placed close to the MAC.
- Unused output pins TXC, RXD3, RXD2, RXD1, RXC, RX_ER, CRS, and COL can be left floating when there is no configuration strap tied to the pin. Unused input pins TXD3, TXD2, and TX_EN should be grounded.

6.4 Required External Pull-Ups


- When using the KSZ8041FTL MDC/MDIO management pins, a pull-up resistor of 4.7 kΩ on the **MDIO** signal (pin 18) is required.
- If used, the **INTRP** (pin 21) requires a 4.7 kΩ external pull-up resistor since this output is an open drain.

7.0 STARTUP

7.1 Reset Circuit


RST# (pin 47) is an active-low reset input. This signal resets all logic and registers within the KSZ8041FTL. A hardware reset (RST# assertion) is required following power-up. Please refer to the latest copy of the *KSZ8041FTL Data Sheet* for reset timing requirements. [Figure 7-1](#) shows a recommended reset circuit for powering up the KSZ8041FTL when reset is triggered by the power supply.

FIGURE 7-1: RESET TRIGGERED BY POWER SUPPLY



[Figure 7-2](#) details the recommended reset circuit for applications where reset is driven by an external CPU or FPGA. The reset out pin (RST_OUT_n) from the CPU/FPGA provides the warm reset after power-up. If the Ethernet device and CPU/FPGA use the same VDDIO voltage, D2 can be removed and both reset pins can be directly connected.

FIGURE 7-2: RESET CIRCUIT INTERFACE WITH CPU/FPGA RESET OUTPUT



7.2 Strapping Pins

The strapping pins control the configuration, speed, duplex, auto-negotiation, power-down functionality, and PHY address of the KSZ8041FTL. The value of these strapping pins are latched upon power-up and reset. In some systems, the MAC receive input pins may drive high during power-up or reset and consequently cause the PHY strap in pins on the MII/RMII signals to be latched high. In this case (with the exception of speed, duplex, and PHY address bit 0 strapping options), it is recommended to add 1K pull-downs on these PHY strap-in pins to ensure the PHY does not strap in to ISOLATE mode or is not configured with an incorrect PHY address. Refer to the *KSZ8041FTL Data Sheet* for complete details for the operation of these pins.

7.3 LED Pins

- The KSZ8041FTL provides two LED signals. These indicators display speed, link, and activity information about the current state of the PHY. The LED pins drive low to light up the LED indicators, which should have their anode ends tied to 3.3V and their cathode ends tied through a series resistor (typically 220Ω - 470Ω). Refer to the *KSZ8041FTL Data Sheet* for further details on how to connect each pin for correct operation.
- The LED functionality signal pins are shared with the following pin strapping functions:
 - LED0 is shared with **NWAYEN** on pin 42.
 - LED1 is shared with **SPEED** on pin 43.

8.0 MISCELLANEOUS

8.1 REXT Resistor

The **REXT** pin on the KSZ8041FTL should connect to digital ground through a 6.49 kΩ resistor with a tolerance of 1.0%. This is used to set up critical bias currents for the embedded 10/100 Ethernet physical device.

8.2 Other Considerations

- Incorporate a large SMD footprint (SMD_1210) to connect the chassis ground to the digital ground. This allows some flexibility at EMI testing for different grounding options. Leaving the footprint open allows the two grounds to remain separate. Shorting them together with a zero ohm resistor connects them. For best performance, short them together with a cap or a ferrite bead.
- Be sure to incorporate enough bulk capacitors (4.7-22 μF) for each power plane.

9.0 HARDWARE CHECKLIST SUMMARY

TABLE 9-1: HARDWARE DESIGN CHECKLIST

Section	Check	Explanation	✓	Notes
Section 2.0, "General Considerations"	Section 2.1, "Pin Check"	Verify pins match the data sheet.		
	Section 2.2, "Ground"	Verify grounds should be tied together.		
Section 3.0, "Power"	Section 3.0, "Power"	- Ensure VDDA_3.3 and VDDIO_3.3 is in the range 3.135V to 3.465V and a 22 μF capacitor is on each pin. - No external 1.8V supply is used, and V1.8_OUT must be wired to VDD_1.8 and VDDA_1.8 with a ferrite bead and caps on each. V1.8_OUT requires a 1.0 μF capacitor.		
Section 4.0, "Ethernet Signals"	Section 4.1, "PHY Interface"	Verify the termination resistors (49.9 Ω , 1.0%) and capacitors (0.1 μ F) on the TX and RX pins.		
	Section 4.2, "Magnetics Connection - Copper Ethernet Only"	Verify the center taps are connected to the VDDA_3.3 supply on the KSZ8041FTL device side, and are terminated with 75 Ω resistors through a 1000 pF, 2 kV capacitor to chassis ground on the RJ45 line side.		
	Section 4.3, "RJ45 Connector"	Verify pins 4/5 and 7/8 of the RJ45 connect to CAT-5 cable and are terminated to chassis ground through a 1000 pF, 2 kV capacitor.		
	Section 4.4, "Fiber Connection"	- Verify TX and RX lines have resistor dividers between VCC and ground based on the fiber transceiver's signals. - Place 10 μF capacitor close to the KSZ8041FTL FXSD pin. - Resistor divider on the KSZ8041FTL FXSD signal after the 10 μF. R9 should be on the Fiber transceiver side of R10.		
Section 5.0, "Clock Circuit"	Section 5.1, "Crystal and External Oscillator/Clock Connections for MII Mode"	Verify usage of 25 MHz $\pm$ 50 ppm crystal.		
	Section 5.2, "External Clock Oscillator Connections for RMII Mode"	Verify a 50 MHz $\pm$ 50 ppm external oscillator is used.		
	Section 5.3, "External Clock Oscillator Connections for SMII Mode"	Verify a 125 MHz $\pm$ 50 ppm external oscillator or a 125 MHz reference clock from the MAC is used.		
		Verify a 12.5 MHz pulse signal connection to the MAC through the SYNC pin		

TABLE 9-1: HARDWARE DESIGN CHECKLIST (CONTINUED)

Section	Check	Explanation	v	Notes
Section 6.0, "Digital Interfaces"	Section 6.1, "MII Interface", Section 6.4, "Required External Pull-Ups"	Confirm proper MII signals between MAC and PHY interface with correct termination resistors (33Ω) and external pull-up for MDIO signal.		
	Section 6.2, "RMII Interface", Section 6.4, "Required External Pull-Ups"	Confirm proper RMII signals between MAC and PHY interface with correct termination resistors (33Ω) and external pull-up for MDIO signal.		
	Section 6.3, "SMII Interface", Section 6.4, "Required External Pull-Ups"	Confirm proper SMII signals between MAC and PHY interface with correct termination resistors (33Ω) and external pull-up for MDIO signal.		
Section 7.0, "Startup"	Section 7.1, "Reset Circuit"	Confirm proper reset circuit design: standalone reset or external CPU/FPGA reset.		
	Section 7.2, "Strapping Pins"	In systems where the MAC receive input pins are driven high after reset, it is recommended to add 1 kΩ pull-downs on the PHY strap pins.		
	Section 7.3, "LED Pins"	If used, confirm proper connections, taking into consideration shared functionality on select LED pins.		
Section 8.0, "Miscellaneous"	Section 8.1, "REXT Resistor"	Confirm proper REXT resistor (6.49 kΩ, 1.0%) with a 100 μF capacitor in parallel.		
	Section 8.2, "Other Considerations"	- Incorporate a large SMD footprint (SMD_1210) to connect the chassis ground to the digital ground. - Incorporate sufficient power plane bulk capacitors (4.7-22 μF).		

APPENDIX A: REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00002857A (11-15-18)	All	Initial release.

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntellIMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3865-6

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820