
LAN9253 and LAN9254 Connectivity Options

<i>Author: Parthiv Pandya Microchip Technology Inc.</i>

INTRODUCTION

The LAN9253 and LAN9254 EtherCAT devices provide a variety of interfaces to operate in Microcontroller Expansion mode. Both devices communicate with the microcontroller through an SRAM-like client interface. The simple yet highly functional host bus interface provides a glueless connection to most common 8-bit or 16-bit microprocessors and microcontrollers as well as 32-bit microprocessors with an 8-bit or 16-bit external bus. Alternatively, the device can be accessed via SPI/SQI while also providing up to 16 inputs or outputs for general purpose usage. An SPI/SQI™ (Quad SPI) client controller provides a low pin count synchronous client interface that facilitates communication between the device and a host system.

This application note shows the different interfaces to connect the LAN9253 and LAN9254 devices with an external MCU.

SECTIONS

This application note covers the following sections:

- [LAN9253/LAN9254 Connection Interfaces](#)
- [Register Definitions](#)
- [LAN9253/LAN9254 Physical Connections](#)
- [Summary](#)

REFERENCES

The following documents should be referenced when using this application note:

- *LAN9253 2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs Data Sheet*
- *LAN9254 2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs and Demultiplexed HBI/32 DIGIOs Data Sheet*
- *LAN9253 Schematic Design Checklist*
- *LAN9254 Schematic Design Checklist*

AN3762

LAN9253/LAN9254 CONNECTION INTERFACES

Below are the different connections for the LAN9253 and LAN9254 devices:

1. SPI Interface
2. SQI Interface
3. HBI Interface
 - a) HBI Multiplexer Interface
 - b) HBI Index mode
 - c) HBI Demultiplexer Interface (LAN9254 only)
4. GPIO Interface
 - a) 16-bit GPIO
 - b) 32-bit GPIO (LAN9254 only)

REGISTER DEFINITIONS

PDI Interface Register Definition

This section details the registers required to configure the Process Data Interface (PDI) for the LAN9253 and LAN9254 devices. The bit definitions of this register depend on the selected PDI mode (Process Data Interface [PDI_SELECT]) field in the PDI Configuration register.

Offset = 0150h

Size = 8 bits

Table 1 shows the PDI Configuration register for the Digital I/O mode.

TABLE 1: PDI CONFIGURATION REGISTER: DIGITAL I/O MODE

Bits	Default	Description
7:6	00b	Output Data Sample Selection 00 = End of Frame 01 = RESERVED 10 = DC SYNC0 event 11 = DC SYNC1 event See Note 1 .
5:4	00b	Input Data Sample Selection 00 = Start of frame 01 = Rising edge of LATCH_IN 10 = DC SYNC0 event 11 = DC SYNC1 event
3	0b	Watchdog Behavior 0 = Outputs are reset immediately after watchdog expires. 1 = Outputs are reset with next output event that follows watchdog expiration.
2	0b	Unidirectional/Bidirectional Mode 0 = Unidirectional mode: Input/output direction of pins are configured individually. 1 = Bidirectional mode: All I/O pins are bidirectional. See Note 2 .

Note 1: If OUTVALID Mode = 1, output DATA is updated at Process Data Watchdog trigger event. (Output Data Sample Selection bit is ignored.)

2: Direction control must be set to input.

3: This overrides the Output Data Sample Selection bit.

TABLE 1: PDI CONFIGURATION REGISTER: DIGITAL I/O MODE (CONTINUED)

Bits	Default	Description
1	0b	OUTVALID Mode 0 = Output event signaling 1 = Process Data Watchdog trigger (WD_TRIG) signaling on OUTVALID. Output data is updated if watchdog is triggered. See Note 3 .
0	0b	OUTVALID Polarity 0 = Active-high 1 = Active-low

Note 1: If OUTVALID Mode = 1, output DATA is updated at Process Data Watchdog trigger event. (Output Data Sample Selection bit is ignored.)

2: Direction control must be set to input.

3: This overrides the Output Data Sample Selection bit.

[Table 2](#) shows the PDI Configuration register for the SPI mode.

TABLE 2: PDI CONFIGURATION REGISTER: SPI MODE

Bits	Default	Description
7:3	00000b	RESERVED See Note 1 .
2	0b	SPI AL Event Request and INT_STS Enable 0 = SPI AL Event Request and INT_STS disabled. 1 = SPI AL Event Request and INT_STS enabled.
1	0b	SPI WAIT_ACK Polarity 0 = Active-low 1 = Active-high
0	0b	SPI WAIT_ACK Buffer Type 0 = Push-pull 1 = Open drain

Note 1: Set EEPROM value to 0.

AN3762

Table 3 shows the PDI Configuration register for the Beckhoff SPI mode.

TABLE 3: PDI CONFIGURATION REGISTER: BECKHOFF SPI MODE

Bits	Default	Description
7:6	00b	RESERVED See Note 1 .
5	0b	Data Out Sample Mode 0 = Normal sample (SPI_DO and SPI_DI are sampled at the same SPI_CLK edge.) 1 = Late sample (SPI_DO and SPI_DI are sampled at different SPI_CLK edges.)
4	0b	SCS# Polarity 0 = Active-low 1 = Active-high
3:2	00b	RESERVED See Note 2 .
1:0	00b	SPI Mode 00 = SPI mode 0 01 = SPI mode 1 10 = SPI mode 2 11 = SPI mode 3

Note 1: Set EEPROM value to 0.

Note 2: Set EEPROM value to 0.

Table 4 shows the PDI Configuration register for the HBI mode.

TABLE 4: PDI CONFIGURATION REGISTER: HBI MODE

Bits	Default	Description
7	0b	HBI ALE Qualification This configures the HBI interface to qualify the ALEHI and ALELO signals with the CS signal. 0 = Address input is latched with ALEHI and ALELO 1 = Address input is latched with ALEHI and ALELO only when CS is active.
6	0b	HBI Read/Write Mode This configures the HBI interface for separate read and write signals. or direction and enable signals. 0 = Read and write 1 = Direction and enable
5	0b	HBI Chip Select Polarity This configures the polarity of the HBI interface chip select signal. 0 = Active-low 1 = Active-high

TABLE 4: PDI CONFIGURATION REGISTER: HBI MODE (CONTINUED)

Bits	Default	Description
4	0b	<p>HBI Read, Read/Write Polarity</p> <p>This configures the polarity of the HBI interface read signal. 0 = Active-low read 1 = Active-high read</p> <p>This configures the polarity of the HBI interface read/write signal. 0 = Read when 1, write when 0 (R/nW) 1 = Write when 1, read when 0 (W/nR)</p>
3	0b	<p>HBI Write, Enable Polarity</p> <p>This configures the polarity of the HBI interface write signal. 0 = Active-low write 1 = Active-high write</p> <p>This configures the polarity of the HBI interface read/write signal. 0 = Active-low enable 1 = Active-high enable</p>
2	0b	<p>HBI ALE Polarity</p> <p>This configures the polarity of the HBI interface ALEHI and ALELO signals. 0 = Active-low strobe (Address saved on rising edge) 1 = Active-high strobe (Address saved on falling edge)</p>
1	0b	<p>HBI WAIT_ACK Polarity</p> <p>0 = Active low 1 = Active high</p>
0	0b	<p>HBI WAIT_ACK Buffer Type</p> <p>0 = Push-pull 1 = Open drain</p>

AN3762

Extended PDI Interface Register Definition

This section details the registers required to configure the extended PDI interface for the LAN9253 and LAN9254 devices. The extended PDI Configuration registers provide additional information, such as I/O type and I/O's direction, to the EtherCAT host. The bit definitions of this register are dependent on the selected PDI mode (Process Data Interface [PDI_SELECT]) field in the PDI Control register.

Offset = 0152h-0153h

Size = 16 bits

Table 5 and Table 6 show the extended PDI Configuration register for the Digital I/O mode for LAN9253 and LAN9254, respectively.

TABLE 5: EXTENDED PDI CONFIGURATION REGISTER: DIGITAL I/O MODE (LAN9253 ONLY)

Bits	Default	Description
7	0b	I/O[15:14] Direction 0 = Input 1 = Output See Note 1 .
6	0b	I/O[13:12] Direction 0 = Input 1 = Output See Note 1 .
5	0b	I/O[11:10] Direction 0 = Input 1 = Output See Note 1 .
4	0b	I/O[9:8] Direction 0 = Input 1 = Output See Note 1 .
3	0b	I/O[7:6] Direction 0 = Input 1 = Output See Note 1 .
2	0b	I/O[5:4] Direction 0 = Input 1 = Output See Note 1 .
1	0b	I/O[3:2] Direction 0 = Input 1 = Output See Note 1 .
0	0b	I/O[1:0] Direction 0 = Input 1 = Output See Note 1 .

Note 1: This must be cleared to 0 during Bidirectional mode.

TABLE 6: EXTENDED PDI CONFIGURATION REGISTER: DIGITAL I/O MODE (LAN9254 ONLY)

Bits	Default	Description
15	0b	I/O[31:30] Direction 0 = Input 1 = Output See Note 1 .
14	0b	I/O[29:28] Direction 0 = Input 1 = Output See Note 1 .
13	0b	I/O[27:26] Direction 0 = Input 1 = Output See Note 1 .
12	0b	I/O[25:24] Direction 0 = Input 1 = Output See Note 1 .
11	0b	I/O[23:22] Direction 0 = Input 1 = Output See Note 1 .
10	0b	I/O[21:20] Direction 0 = Input 1 = Output See Note 1 .
9	0b	I/O[19:18] Direction 0 = Input 1 = Output See Note 1 .
8	0b	I/O[17:16] Direction 0 = Input 1 = Output See Note 1 .
7	0b	I/O[15:14] Direction 0 = Input 1 = Output See Note 1 .
6	0b	I/O[13:12] Direction 0: Input 0 = Input 1 = Output See Note 1 .

Note 1: This must be cleared to 0 during Bidirectional mode.

AN3762

TABLE 6: EXTENDED PDI CONFIGURATION REGISTER: DIGITAL I/O MODE (LAN9254 ONLY)

Bits	Default	Description
5	0b	I/O[11:10] Direction 0 = Input 1 = Output See Note 1 .
4	0b	I/O[9:8] Direction 0 = Input 1 = Output See Note 1 .
3	0b	I/O[7:6] Direction 0 = Input 1 = Output See Note 1 .
2	0b	I/O[5:4] Direction 0 = Input 1 = Output See Note 1 .
1	0b	I/O[3:2] Direction 0 = Input 1 = Output See Note 1 .
0	0b	I/O[1:0] Direction 0 = Input 1 = Output See Note 1 .

Note 1: This must be cleared to 0 during Bidirectional mode.

Table 7 shows the extended PDI Configuration register for the SPI mode.

TABLE 7: EXTENDED PDI CONFIGURATION REGISTER: SPI MODE

Bits	Default	Description
15	0b	I/O[15:14] Buffer Type 0 = Push-pull 1 = Open drain
14	0b	I/O[13:12] Buffer Type 0 = Push-pull 1 = Open drain
13	0b	I/O[11:10] Buffer Type 0 = Push-pull 1 = Open drain
12	0b	I/O[9:8] Buffer Type 0 = Push-pull 1 = Open drain
11	0b	I/O[7:6] Buffer Type 0 = Push-pull 1 = Open drain
10	0b	I/O[5:4] Buffer Type 0 = Push-pull 1 = Open drain
9	0b	I/O[3:2] Buffer Type 0 = Push-pull 1 = Open drain
8	0b	I/O[1:0] Buffer Type 0 = Push-pull 1 = Open drain
7	0b	I/O[15:14] Direction 0 = Input 1 = Output
6	0b	I/O[13:12] Direction 0 = Input 1 = Output
5	0b	I/O[11:10] Direction 0 = Input 1 = Output
4	0b	I/O[9:8] Direction 0 = Input 1 = Output

Note 1: This must be cleared to 0 during Bidirectional mode.

AN3762

TABLE 7: EXTENDED PDI CONFIGURATION REGISTER: SPI MODE (CONTINUED)

Bits	Default	Description
3	0b	I/O[7:6] Direction 0 = Input 1 = Output
2	0b	I/O[5:4] Direction 0 = Input 1 = Output
1	0b	I/O[3:2] Direction 0 = Input 1 = Output
0	0b	I/O[1:0] Direction 0 = Input 1 = Output See Note 1 .

Note 1: This must be cleared to 0 during Bidirectional mode.

[Table 8](#) shows the extended PDI Configuration register for the HBI mode.

TABLE 8: EXTENDED PDI CONFIGURATION REGISTER: HBI MODE

Bits	Default	Description
15:13	000h	RESERVED 0 = Push-pull 1 = Open drain
2	0b	HBI BE1/BE0 Polarity 0 = BE1/BE0 pins active-low 1 = BE1/BE0 pins active-high See Note 1 .
1	0b	Perform Internal Write 0 = Following host write cycle (posted) 1 = Following host read cycle (non-posted)
0	0b	Read WAIT_ACK Removal Delay 0 = Normal read WAIT_ACK output 1 = Delayed read WAOT_ACK output

Note 1: Multiplexed mode only

LAN9253/LAN9254 PHYSICAL CONNECTIONS

This section shows the physical connections for SPI, SQI, and different HBI interfaces. Refer to [Figure 1](#) to [Figure 8](#).

FIGURE 1: SPI INTERFACE




FIGURE 2: SQI™ INTERFACE




FIGURE 3: INDEXED ADDRESS READ/WRITE FOR 8-BIT AND 16-BIT HOST BUS




FIGURE 4: MULTIPLEXED ADDRESS WITH SINGLE-PHASE LATCHING FOR 8-BIT AND 16-BIT HOST BUS




FIGURE 5: MULTIPLEXED ADDRESS WITH DUAL-PHASE LATCHING FOR 8-BIT AND 16-BIT HOST BUS




FIGURE 6: MULTIPLEXED ADDRESS RD_WR/ENB CONTROL MODE FOR 8-BIT AND 16-BIT HOST BUS




FIGURE 7: DEMULTIPLEXED ADDRESSING 8-BIT AND 16-BIT HOST BUS INTERFACE





FIGURE 8: DEMULTIPLEXED ADDRESS RD_WR/ENB CONTROL MODE FOR 8-BIT AND 16-BIT HOST BUS INTERFACE



SUMMARY

In conclusion, the different PDI interfaces for LAN9253 and LAN9254 devices have been described in this application note. The SPI, SQI, and HBI interfaces on the LAN9253 and LAN9254 devices are extremely easy to configure and use with any external MCUs. This application note has also covered the connection arrangements for different interfaces and the configuration register values. Lastly, this document has featured the Digital I/O mode where the LAN9253 or LAN9254 devices may not require a connection to an external MCU.

AN3762

APPENDIX A: APPLICATION NOTE REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00003762A (12-15-20)	Initial release	

Note: The EtherCAT standard uses the terminology "slave." The equivalent Microchip terminology used in this document is "client."

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://microchip.com/support>

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscent Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7360-2

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit

Novi, MI
Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983

Indianapolis

Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles

Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC

Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA

Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto

Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4485-5910
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-72400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820